diff --git a/.gitignore b/.gitignore
index c670072..f6ae3b8 100644
--- a/.gitignore
+++ b/.gitignore
@@ -1,10 +1,10 @@
*.flock
-*/incremental_db/
-*/output_files/
-*/nios_system/
+incremental_db/
+output_files/
+nios_system/
+db/
*.bsf
*.cmp
*.sopcinfo
*.rpt
*.qsys_edit
-*/db/
\ No newline at end of file
diff --git a/db/a_dpfifo_q131.tdf b/db/a_dpfifo_q131.tdf
deleted file mode 100644
index e177be3..0000000
--- a/db/a_dpfifo_q131.tdf
+++ /dev/null
@@ -1,79 +0,0 @@
---a_dpfifo ALLOW_RWCYCLE_WHEN_FULL="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_NUMWORDS=64 LPM_SHOWAHEAD="OFF" lpm_width=8 lpm_widthu=6 OVERFLOW_CHECKING="OFF" UNDERFLOW_CHECKING="OFF" aclr clock data empty full q rreq sclr usedw wreq CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CYCLONEII_M4K_COMPATIBILITY="ON" LOW_POWER_MODE="AUTO" lpm_hint="RAM_BLOCK_TYPE=AUTO" RAM_BLOCK_TYPE="AUTO"
---VERSION_BEGIN 13.0 cbx_altdpram 2013:06:12:18:03:43:SJ cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_fifo_common 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_counter 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_scfifo 2013:06:12:18:03:43:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION a_fefifo_7cf (aclr, clock, rreq, sclr, wreq)
-RETURNS ( empty, full, usedw_out[5..0]);
-FUNCTION dpram_nl21 (data[7..0], inclock, outclock, outclocken, rdaddress[5..0], wraddress[5..0], wren)
-RETURNS ( q[7..0]);
-FUNCTION cntr_1ob (aclr, clock, cnt_en, sclr)
-RETURNS ( q[5..0]);
-
---synthesis_resources = lut 18 M9K 1 reg 20
-SUBDESIGN a_dpfifo_q131
-(
- aclr : input;
- clock : input;
- data[7..0] : input;
- empty : output;
- full : output;
- q[7..0] : output;
- rreq : input;
- sclr : input;
- usedw[5..0] : output;
- wreq : input;
-)
-VARIABLE
- fifo_state : a_fefifo_7cf;
- FIFOram : dpram_nl21;
- rd_ptr_count : cntr_1ob;
- wr_ptr : cntr_1ob;
- rd_ptr[5..0] : WIRE;
- valid_rreq : WIRE;
- valid_wreq : WIRE;
-
-BEGIN
- fifo_state.aclr = aclr;
- fifo_state.clock = clock;
- fifo_state.rreq = rreq;
- fifo_state.sclr = sclr;
- fifo_state.wreq = wreq;
- FIFOram.data[] = data[];
- FIFOram.inclock = clock;
- FIFOram.outclock = clock;
- FIFOram.outclocken = (valid_rreq # sclr);
- FIFOram.rdaddress[] = ((! sclr) & rd_ptr[]);
- FIFOram.wraddress[] = wr_ptr.q[];
- FIFOram.wren = valid_wreq;
- rd_ptr_count.aclr = aclr;
- rd_ptr_count.clock = clock;
- rd_ptr_count.cnt_en = valid_rreq;
- rd_ptr_count.sclr = sclr;
- wr_ptr.aclr = aclr;
- wr_ptr.clock = clock;
- wr_ptr.cnt_en = valid_wreq;
- wr_ptr.sclr = sclr;
- empty = fifo_state.empty;
- full = fifo_state.full;
- q[] = FIFOram.q[];
- rd_ptr[] = rd_ptr_count.q[];
- usedw[] = fifo_state.usedw_out[];
- valid_rreq = rreq;
- valid_wreq = wreq;
-END;
---VALID FILE
diff --git a/db/a_fefifo_7cf.tdf b/db/a_fefifo_7cf.tdf
deleted file mode 100644
index 3398db0..0000000
--- a/db/a_fefifo_7cf.tdf
+++ /dev/null
@@ -1,90 +0,0 @@
---a_fefifo ALLOW_RWCYCLE_WHEN_FULL="OFF" LPM_NUMWORDS=64 lpm_widthad=6 OVERFLOW_CHECKING="OFF" UNDERFLOW_CHECKING="OFF" aclr clock empty full rreq sclr usedw_out wreq
---VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_fifo_common 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_counter 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cntr_do7 (aclr, clock, cnt_en, sclr, updown)
-RETURNS ( q[5..0]);
-
---synthesis_resources = lut 6 reg 8
-SUBDESIGN a_fefifo_7cf
-(
- aclr : input;
- clock : input;
- empty : output;
- full : output;
- rreq : input;
- sclr : input;
- usedw_out[5..0] : output;
- wreq : input;
-)
-VARIABLE
- b_full : dffe;
- b_non_empty : dffe;
- count_usedw : cntr_do7;
- equal_af1w[5..0] : WIRE;
- equal_one[5..0] : WIRE;
- is_almost_empty0 : WIRE;
- is_almost_empty1 : WIRE;
- is_almost_empty2 : WIRE;
- is_almost_empty3 : WIRE;
- is_almost_empty4 : WIRE;
- is_almost_empty5 : WIRE;
- is_almost_full0 : WIRE;
- is_almost_full1 : WIRE;
- is_almost_full2 : WIRE;
- is_almost_full3 : WIRE;
- is_almost_full4 : WIRE;
- is_almost_full5 : WIRE;
- usedw[5..0] : WIRE;
- valid_rreq : WIRE;
- valid_wreq : WIRE;
-
-BEGIN
- b_full.clk = clock;
- b_full.clrn = (! aclr);
- b_full.d = ((b_full.q & (b_full.q $ (sclr # rreq))) # (((! b_full.q) & b_non_empty.q) & ((! sclr) & ((is_almost_full5 & wreq) & (! rreq)))));
- b_non_empty.clk = clock;
- b_non_empty.clrn = (! aclr);
- b_non_empty.d = (((b_full.q & (b_full.q $ sclr)) # (((! b_non_empty.q) & wreq) & (! sclr))) # (((! b_full.q) & b_non_empty.q) & (((! b_full.q) & b_non_empty.q) $ (sclr # ((is_almost_empty5 & rreq) & (! wreq))))));
- count_usedw.aclr = aclr;
- count_usedw.clock = clock;
- count_usedw.cnt_en = (valid_wreq $ valid_rreq);
- count_usedw.sclr = sclr;
- count_usedw.updown = valid_wreq;
- empty = (! b_non_empty.q);
- equal_af1w[] = ( B"0", B"0", B"0", B"0", B"0", B"0");
- equal_one[] = ( B"1", B"1", B"1", B"1", B"1", B"0");
- full = b_full.q;
- is_almost_empty0 = (usedw[0..0] $ equal_one[0..0]);
- is_almost_empty1 = ((usedw[1..1] $ equal_one[1..1]) & is_almost_empty0);
- is_almost_empty2 = ((usedw[2..2] $ equal_one[2..2]) & is_almost_empty1);
- is_almost_empty3 = ((usedw[3..3] $ equal_one[3..3]) & is_almost_empty2);
- is_almost_empty4 = ((usedw[4..4] $ equal_one[4..4]) & is_almost_empty3);
- is_almost_empty5 = ((usedw[5..5] $ equal_one[5..5]) & is_almost_empty4);
- is_almost_full0 = (usedw[0..0] $ equal_af1w[0..0]);
- is_almost_full1 = ((usedw[1..1] $ equal_af1w[1..1]) & is_almost_full0);
- is_almost_full2 = ((usedw[2..2] $ equal_af1w[2..2]) & is_almost_full1);
- is_almost_full3 = ((usedw[3..3] $ equal_af1w[3..3]) & is_almost_full2);
- is_almost_full4 = ((usedw[4..4] $ equal_af1w[4..4]) & is_almost_full3);
- is_almost_full5 = ((usedw[5..5] $ equal_af1w[5..5]) & is_almost_full4);
- usedw[] = count_usedw.q[];
- usedw_out[] = usedw[];
- valid_rreq = rreq;
- valid_wreq = wreq;
-END;
---VALID FILE
diff --git a/db/altsyncram_0rh1.tdf b/db/altsyncram_0rh1.tdf
deleted file mode 100644
index 660af43..0000000
--- a/db/altsyncram_0rh1.tdf
+++ /dev/null
@@ -1,1042 +0,0 @@
---altsyncram ADDRESS_REG_B="CLOCK0" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INIT_FILE="nios_system_nios2_processor_rf_ram_a.mif" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=0 NUMWORDS_A=32 NUMWORDS_B=32 OPERATION_MODE="DUAL_PORT" OUTDATA_REG_B="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" RDCONTROL_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=32 WIDTH_B=32 WIDTHAD_A=5 WIDTHAD_B=5 address_a address_b clock0 data_a q_b wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = M9K 1
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_0rh1
-(
- address_a[4..0] : input;
- address_b[4..0] : input;
- clock0 : input;
- data_a[31..0] : input;
- q_b[31..0] : output;
- wren_a : input;
-)
-VARIABLE
- ram_block1a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 0,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 1,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 2,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 3,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 4,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 5,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 6,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 7,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a8 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 8,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a9 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 9,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a10 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 10,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a11 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 11,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a12 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 12,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a13 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 13,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a14 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 14,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a15 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 15,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a16 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 16,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a17 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 17,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a18 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 18,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a19 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 19,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a20 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 20,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a21 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 21,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a22 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 22,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a23 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 23,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a24 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 24,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a25 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 25,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a26 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 26,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a27 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 27,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a28 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 28,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a29 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 29,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a30 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 30,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a31 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_a.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 31,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_wire[4..0] : WIRE;
- address_b_wire[4..0] : WIRE;
-
-BEGIN
- ram_block1a[31..0].clk0 = clock0;
- ram_block1a[31..0].portaaddr[] = ( address_a_wire[4..0]);
- ram_block1a[0].portadatain[] = ( data_a[0..0]);
- ram_block1a[1].portadatain[] = ( data_a[1..1]);
- ram_block1a[2].portadatain[] = ( data_a[2..2]);
- ram_block1a[3].portadatain[] = ( data_a[3..3]);
- ram_block1a[4].portadatain[] = ( data_a[4..4]);
- ram_block1a[5].portadatain[] = ( data_a[5..5]);
- ram_block1a[6].portadatain[] = ( data_a[6..6]);
- ram_block1a[7].portadatain[] = ( data_a[7..7]);
- ram_block1a[8].portadatain[] = ( data_a[8..8]);
- ram_block1a[9].portadatain[] = ( data_a[9..9]);
- ram_block1a[10].portadatain[] = ( data_a[10..10]);
- ram_block1a[11].portadatain[] = ( data_a[11..11]);
- ram_block1a[12].portadatain[] = ( data_a[12..12]);
- ram_block1a[13].portadatain[] = ( data_a[13..13]);
- ram_block1a[14].portadatain[] = ( data_a[14..14]);
- ram_block1a[15].portadatain[] = ( data_a[15..15]);
- ram_block1a[16].portadatain[] = ( data_a[16..16]);
- ram_block1a[17].portadatain[] = ( data_a[17..17]);
- ram_block1a[18].portadatain[] = ( data_a[18..18]);
- ram_block1a[19].portadatain[] = ( data_a[19..19]);
- ram_block1a[20].portadatain[] = ( data_a[20..20]);
- ram_block1a[21].portadatain[] = ( data_a[21..21]);
- ram_block1a[22].portadatain[] = ( data_a[22..22]);
- ram_block1a[23].portadatain[] = ( data_a[23..23]);
- ram_block1a[24].portadatain[] = ( data_a[24..24]);
- ram_block1a[25].portadatain[] = ( data_a[25..25]);
- ram_block1a[26].portadatain[] = ( data_a[26..26]);
- ram_block1a[27].portadatain[] = ( data_a[27..27]);
- ram_block1a[28].portadatain[] = ( data_a[28..28]);
- ram_block1a[29].portadatain[] = ( data_a[29..29]);
- ram_block1a[30].portadatain[] = ( data_a[30..30]);
- ram_block1a[31].portadatain[] = ( data_a[31..31]);
- ram_block1a[31..0].portawe = wren_a;
- ram_block1a[31..0].portbaddr[] = ( address_b_wire[4..0]);
- ram_block1a[31..0].portbre = B"11111111111111111111111111111111";
- address_a_wire[] = address_a[];
- address_b_wire[] = address_b[];
- q_b[] = ( ram_block1a[31..0].portbdataout[0..0]);
-END;
---VALID FILE
diff --git a/db/altsyncram_1rh1.tdf b/db/altsyncram_1rh1.tdf
deleted file mode 100644
index 987a124..0000000
--- a/db/altsyncram_1rh1.tdf
+++ /dev/null
@@ -1,1042 +0,0 @@
---altsyncram ADDRESS_REG_B="CLOCK0" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INIT_FILE="nios_system_nios2_processor_rf_ram_b.mif" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=0 NUMWORDS_A=32 NUMWORDS_B=32 OPERATION_MODE="DUAL_PORT" OUTDATA_REG_B="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" RDCONTROL_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=32 WIDTH_B=32 WIDTHAD_A=5 WIDTHAD_B=5 address_a address_b clock0 data_a q_b wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = M9K 1
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_1rh1
-(
- address_a[4..0] : input;
- address_b[4..0] : input;
- clock0 : input;
- data_a[31..0] : input;
- q_b[31..0] : output;
- wren_a : input;
-)
-VARIABLE
- ram_block1a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 0,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 1,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 2,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 3,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 4,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 5,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 6,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 7,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a8 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 8,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a9 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 9,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a10 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 10,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a11 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 11,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a12 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 12,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a13 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 13,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a14 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 14,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a15 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 15,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a16 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 16,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a17 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 17,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a18 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 18,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a19 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 19,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a20 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 20,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a21 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 21,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a22 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 22,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a23 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 23,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a24 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 24,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a25 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 25,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a26 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 26,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a27 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 27,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a28 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 28,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a29 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 29,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a30 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 30,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a31 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_rf_ram_b.mif",
- INIT_FILE_LAYOUT = "port_b",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 5,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 31,
- PORT_A_LOGICAL_RAM_DEPTH = 32,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock0",
- PORT_B_ADDRESS_WIDTH = 5,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 31,
- PORT_B_LAST_ADDRESS = 31,
- PORT_B_LOGICAL_RAM_DEPTH = 32,
- PORT_B_LOGICAL_RAM_WIDTH = 32,
- PORT_B_READ_ENABLE_CLOCK = "clock0",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_wire[4..0] : WIRE;
- address_b_wire[4..0] : WIRE;
-
-BEGIN
- ram_block1a[31..0].clk0 = clock0;
- ram_block1a[31..0].portaaddr[] = ( address_a_wire[4..0]);
- ram_block1a[0].portadatain[] = ( data_a[0..0]);
- ram_block1a[1].portadatain[] = ( data_a[1..1]);
- ram_block1a[2].portadatain[] = ( data_a[2..2]);
- ram_block1a[3].portadatain[] = ( data_a[3..3]);
- ram_block1a[4].portadatain[] = ( data_a[4..4]);
- ram_block1a[5].portadatain[] = ( data_a[5..5]);
- ram_block1a[6].portadatain[] = ( data_a[6..6]);
- ram_block1a[7].portadatain[] = ( data_a[7..7]);
- ram_block1a[8].portadatain[] = ( data_a[8..8]);
- ram_block1a[9].portadatain[] = ( data_a[9..9]);
- ram_block1a[10].portadatain[] = ( data_a[10..10]);
- ram_block1a[11].portadatain[] = ( data_a[11..11]);
- ram_block1a[12].portadatain[] = ( data_a[12..12]);
- ram_block1a[13].portadatain[] = ( data_a[13..13]);
- ram_block1a[14].portadatain[] = ( data_a[14..14]);
- ram_block1a[15].portadatain[] = ( data_a[15..15]);
- ram_block1a[16].portadatain[] = ( data_a[16..16]);
- ram_block1a[17].portadatain[] = ( data_a[17..17]);
- ram_block1a[18].portadatain[] = ( data_a[18..18]);
- ram_block1a[19].portadatain[] = ( data_a[19..19]);
- ram_block1a[20].portadatain[] = ( data_a[20..20]);
- ram_block1a[21].portadatain[] = ( data_a[21..21]);
- ram_block1a[22].portadatain[] = ( data_a[22..22]);
- ram_block1a[23].portadatain[] = ( data_a[23..23]);
- ram_block1a[24].portadatain[] = ( data_a[24..24]);
- ram_block1a[25].portadatain[] = ( data_a[25..25]);
- ram_block1a[26].portadatain[] = ( data_a[26..26]);
- ram_block1a[27].portadatain[] = ( data_a[27..27]);
- ram_block1a[28].portadatain[] = ( data_a[28..28]);
- ram_block1a[29].portadatain[] = ( data_a[29..29]);
- ram_block1a[30].portadatain[] = ( data_a[30..30]);
- ram_block1a[31].portadatain[] = ( data_a[31..31]);
- ram_block1a[31..0].portawe = wren_a;
- ram_block1a[31..0].portbaddr[] = ( address_b_wire[4..0]);
- ram_block1a[31..0].portbre = B"11111111111111111111111111111111";
- address_a_wire[] = address_a[];
- address_b_wire[] = address_b[];
- q_b[] = ( ram_block1a[31..0].portbdataout[0..0]);
-END;
---VALID FILE
diff --git a/db/altsyncram_4891.tdf b/db/altsyncram_4891.tdf
deleted file mode 100644
index f9cb0e6..0000000
--- a/db/altsyncram_4891.tdf
+++ /dev/null
@@ -1,819 +0,0 @@
---altsyncram CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INIT_FILE="nios_system_nios2_processor_ociram_default_contents.mif" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=0 NUMWORDS_A=256 OPERATION_MODE="SINGLE_PORT" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" WIDTH_A=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=8 address_a byteena_a clock0 data_a q_a wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = M9K 1
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_4891
-(
- address_a[7..0] : input;
- byteena_a[3..0] : input;
- clock0 : input;
- data_a[31..0] : input;
- q_a[31..0] : output;
- wren_a : input;
-)
-VARIABLE
- ram_block1a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a8 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a9 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a10 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a11 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a12 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a13 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a14 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a15 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a16 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a17 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a18 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a19 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a20 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a21 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a22 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a23 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a24 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a25 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a26 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a27 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a28 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a29 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a30 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a31 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "none",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_nios2_processor_ociram_default_contents.mif",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 8,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 255,
- PORT_A_LOGICAL_RAM_DEPTH = 256,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_wire[7..0] : WIRE;
-
-BEGIN
- ram_block1a[31..0].clk0 = clock0;
- ram_block1a[31..0].portaaddr[] = ( address_a_wire[7..0]);
- ram_block1a[7..0].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[15..8].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[23..16].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[31..24].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[0].portadatain[] = ( data_a[0..0]);
- ram_block1a[1].portadatain[] = ( data_a[1..1]);
- ram_block1a[2].portadatain[] = ( data_a[2..2]);
- ram_block1a[3].portadatain[] = ( data_a[3..3]);
- ram_block1a[4].portadatain[] = ( data_a[4..4]);
- ram_block1a[5].portadatain[] = ( data_a[5..5]);
- ram_block1a[6].portadatain[] = ( data_a[6..6]);
- ram_block1a[7].portadatain[] = ( data_a[7..7]);
- ram_block1a[8].portadatain[] = ( data_a[8..8]);
- ram_block1a[9].portadatain[] = ( data_a[9..9]);
- ram_block1a[10].portadatain[] = ( data_a[10..10]);
- ram_block1a[11].portadatain[] = ( data_a[11..11]);
- ram_block1a[12].portadatain[] = ( data_a[12..12]);
- ram_block1a[13].portadatain[] = ( data_a[13..13]);
- ram_block1a[14].portadatain[] = ( data_a[14..14]);
- ram_block1a[15].portadatain[] = ( data_a[15..15]);
- ram_block1a[16].portadatain[] = ( data_a[16..16]);
- ram_block1a[17].portadatain[] = ( data_a[17..17]);
- ram_block1a[18].portadatain[] = ( data_a[18..18]);
- ram_block1a[19].portadatain[] = ( data_a[19..19]);
- ram_block1a[20].portadatain[] = ( data_a[20..20]);
- ram_block1a[21].portadatain[] = ( data_a[21..21]);
- ram_block1a[22].portadatain[] = ( data_a[22..22]);
- ram_block1a[23].portadatain[] = ( data_a[23..23]);
- ram_block1a[24].portadatain[] = ( data_a[24..24]);
- ram_block1a[25].portadatain[] = ( data_a[25..25]);
- ram_block1a[26].portadatain[] = ( data_a[26..26]);
- ram_block1a[27].portadatain[] = ( data_a[27..27]);
- ram_block1a[28].portadatain[] = ( data_a[28..28]);
- ram_block1a[29].portadatain[] = ( data_a[29..29]);
- ram_block1a[30].portadatain[] = ( data_a[30..30]);
- ram_block1a[31].portadatain[] = ( data_a[31..31]);
- ram_block1a[31..0].portare = B"11111111111111111111111111111111";
- ram_block1a[31..0].portawe = wren_a;
- address_a_wire[] = address_a[];
- q_a[] = ( ram_block1a[31..0].portadataout[0..0]);
-END;
---VALID FILE
diff --git a/db/altsyncram_4ed1.tdf b/db/altsyncram_4ed1.tdf
deleted file mode 100644
index edb6130..0000000
--- a/db/altsyncram_4ed1.tdf
+++ /dev/null
@@ -1,5470 +0,0 @@
---altsyncram BYTE_SIZE=8 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INIT_FILE="nios_system_onchip_memory.hex" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=51200 NUMWORDS_A=51200 OPERATION_MODE="SINGLE_PORT" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=16 address_a byteena_a clock0 clocken0 data_a q_a wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION decode_qsa (data[2..0], enable)
-RETURNS ( eq[6..0]);
-FUNCTION mux_nob (data[223..0], sel[2..0])
-RETURNS ( result[31..0]);
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = lut 168 M9K 200 reg 3
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_4ed1
-(
- address_a[15..0] : input;
- byteena_a[3..0] : input;
- clock0 : input;
- clocken0 : input;
- data_a[31..0] : input;
- q_a[31..0] : output;
- wren_a : input;
-)
-VARIABLE
- address_reg_a[2..0] : dffe;
- decode3 : decode_qsa;
- mux2 : mux_nob;
- ram_block1a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a8 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a9 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a10 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a11 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a12 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a13 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a14 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a15 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a16 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a17 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a18 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a19 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a20 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a21 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a22 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a23 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a24 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a25 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a26 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a27 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a28 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a29 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a30 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a31 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 8191,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a32 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a33 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a34 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a35 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a36 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a37 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a38 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a39 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a40 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a41 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a42 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a43 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a44 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a45 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a46 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a47 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a48 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a49 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a50 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a51 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a52 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a53 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a54 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a55 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a56 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a57 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a58 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a59 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a60 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a61 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a62 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a63 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 8192,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 16383,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a64 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a65 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a66 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a67 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a68 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a69 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a70 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a71 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a72 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a73 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a74 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a75 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a76 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a77 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a78 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a79 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a80 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a81 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a82 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a83 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a84 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a85 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a86 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a87 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a88 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a89 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a90 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a91 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a92 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a93 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a94 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a95 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 16384,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 24575,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a96 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a97 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a98 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a99 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a100 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a101 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a102 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a103 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a104 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a105 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a106 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a107 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a108 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a109 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a110 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a111 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a112 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a113 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a114 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a115 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a116 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a117 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a118 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a119 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a120 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a121 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a122 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a123 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a124 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a125 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a126 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a127 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 24576,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 32767,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a128 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a129 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a130 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a131 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a132 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a133 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a134 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a135 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a136 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a137 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a138 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a139 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a140 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a141 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a142 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a143 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a144 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a145 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a146 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a147 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a148 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a149 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a150 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a151 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a152 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a153 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a154 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a155 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a156 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a157 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a158 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a159 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 32768,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 40959,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a160 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a161 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a162 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a163 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a164 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a165 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a166 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a167 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a168 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a169 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a170 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a171 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a172 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a173 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a174 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a175 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a176 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a177 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a178 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a179 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a180 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a181 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a182 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a183 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a184 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a185 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a186 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a187 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a188 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a189 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a190 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a191 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 13,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 40960,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 49151,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a192 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a193 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a194 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a195 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a196 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a197 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a198 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a199 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a200 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a201 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a202 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a203 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a204 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a205 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a206 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a207 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a208 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a209 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a210 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a211 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a212 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a213 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a214 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a215 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a216 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a217 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a218 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a219 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a220 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a221 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a222 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a223 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 11,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 49152,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 51199,
- PORT_A_LOGICAL_RAM_DEPTH = 51200,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_sel[2..0] : WIRE;
- address_a_wire[15..0] : WIRE;
-
-BEGIN
- address_reg_a[].clk = clock0;
- address_reg_a[].d = address_a_sel[];
- address_reg_a[].ena = clocken0;
- decode3.data[2..0] = address_a_wire[15..13];
- decode3.enable = wren_a;
- mux2.data[] = ( ram_block1a[223..0].portadataout[0..0]);
- mux2.sel[] = address_reg_a[].q;
- ram_block1a[223..0].clk0 = clock0;
- ram_block1a[223..0].ena0 = clocken0;
- ram_block1a[191..0].portaaddr[] = ( address_a_wire[12..0]);
- ram_block1a[223..192].portaaddr[] = ( address_a_wire[10..0]);
- ram_block1a[7..0].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[15..8].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[23..16].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[31..24].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[39..32].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[47..40].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[55..48].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[63..56].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[71..64].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[79..72].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[87..80].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[95..88].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[103..96].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[111..104].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[119..112].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[127..120].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[135..128].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[143..136].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[151..144].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[159..152].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[167..160].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[175..168].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[183..176].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[191..184].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[199..192].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[207..200].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[215..208].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[223..216].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[0].portadatain[] = ( data_a[0..0]);
- ram_block1a[1].portadatain[] = ( data_a[1..1]);
- ram_block1a[2].portadatain[] = ( data_a[2..2]);
- ram_block1a[3].portadatain[] = ( data_a[3..3]);
- ram_block1a[4].portadatain[] = ( data_a[4..4]);
- ram_block1a[5].portadatain[] = ( data_a[5..5]);
- ram_block1a[6].portadatain[] = ( data_a[6..6]);
- ram_block1a[7].portadatain[] = ( data_a[7..7]);
- ram_block1a[8].portadatain[] = ( data_a[8..8]);
- ram_block1a[9].portadatain[] = ( data_a[9..9]);
- ram_block1a[10].portadatain[] = ( data_a[10..10]);
- ram_block1a[11].portadatain[] = ( data_a[11..11]);
- ram_block1a[12].portadatain[] = ( data_a[12..12]);
- ram_block1a[13].portadatain[] = ( data_a[13..13]);
- ram_block1a[14].portadatain[] = ( data_a[14..14]);
- ram_block1a[15].portadatain[] = ( data_a[15..15]);
- ram_block1a[16].portadatain[] = ( data_a[16..16]);
- ram_block1a[17].portadatain[] = ( data_a[17..17]);
- ram_block1a[18].portadatain[] = ( data_a[18..18]);
- ram_block1a[19].portadatain[] = ( data_a[19..19]);
- ram_block1a[20].portadatain[] = ( data_a[20..20]);
- ram_block1a[21].portadatain[] = ( data_a[21..21]);
- ram_block1a[22].portadatain[] = ( data_a[22..22]);
- ram_block1a[23].portadatain[] = ( data_a[23..23]);
- ram_block1a[24].portadatain[] = ( data_a[24..24]);
- ram_block1a[25].portadatain[] = ( data_a[25..25]);
- ram_block1a[26].portadatain[] = ( data_a[26..26]);
- ram_block1a[27].portadatain[] = ( data_a[27..27]);
- ram_block1a[28].portadatain[] = ( data_a[28..28]);
- ram_block1a[29].portadatain[] = ( data_a[29..29]);
- ram_block1a[30].portadatain[] = ( data_a[30..30]);
- ram_block1a[31].portadatain[] = ( data_a[31..31]);
- ram_block1a[32].portadatain[] = ( data_a[0..0]);
- ram_block1a[33].portadatain[] = ( data_a[1..1]);
- ram_block1a[34].portadatain[] = ( data_a[2..2]);
- ram_block1a[35].portadatain[] = ( data_a[3..3]);
- ram_block1a[36].portadatain[] = ( data_a[4..4]);
- ram_block1a[37].portadatain[] = ( data_a[5..5]);
- ram_block1a[38].portadatain[] = ( data_a[6..6]);
- ram_block1a[39].portadatain[] = ( data_a[7..7]);
- ram_block1a[40].portadatain[] = ( data_a[8..8]);
- ram_block1a[41].portadatain[] = ( data_a[9..9]);
- ram_block1a[42].portadatain[] = ( data_a[10..10]);
- ram_block1a[43].portadatain[] = ( data_a[11..11]);
- ram_block1a[44].portadatain[] = ( data_a[12..12]);
- ram_block1a[45].portadatain[] = ( data_a[13..13]);
- ram_block1a[46].portadatain[] = ( data_a[14..14]);
- ram_block1a[47].portadatain[] = ( data_a[15..15]);
- ram_block1a[48].portadatain[] = ( data_a[16..16]);
- ram_block1a[49].portadatain[] = ( data_a[17..17]);
- ram_block1a[50].portadatain[] = ( data_a[18..18]);
- ram_block1a[51].portadatain[] = ( data_a[19..19]);
- ram_block1a[52].portadatain[] = ( data_a[20..20]);
- ram_block1a[53].portadatain[] = ( data_a[21..21]);
- ram_block1a[54].portadatain[] = ( data_a[22..22]);
- ram_block1a[55].portadatain[] = ( data_a[23..23]);
- ram_block1a[56].portadatain[] = ( data_a[24..24]);
- ram_block1a[57].portadatain[] = ( data_a[25..25]);
- ram_block1a[58].portadatain[] = ( data_a[26..26]);
- ram_block1a[59].portadatain[] = ( data_a[27..27]);
- ram_block1a[60].portadatain[] = ( data_a[28..28]);
- ram_block1a[61].portadatain[] = ( data_a[29..29]);
- ram_block1a[62].portadatain[] = ( data_a[30..30]);
- ram_block1a[63].portadatain[] = ( data_a[31..31]);
- ram_block1a[64].portadatain[] = ( data_a[0..0]);
- ram_block1a[65].portadatain[] = ( data_a[1..1]);
- ram_block1a[66].portadatain[] = ( data_a[2..2]);
- ram_block1a[67].portadatain[] = ( data_a[3..3]);
- ram_block1a[68].portadatain[] = ( data_a[4..4]);
- ram_block1a[69].portadatain[] = ( data_a[5..5]);
- ram_block1a[70].portadatain[] = ( data_a[6..6]);
- ram_block1a[71].portadatain[] = ( data_a[7..7]);
- ram_block1a[72].portadatain[] = ( data_a[8..8]);
- ram_block1a[73].portadatain[] = ( data_a[9..9]);
- ram_block1a[74].portadatain[] = ( data_a[10..10]);
- ram_block1a[75].portadatain[] = ( data_a[11..11]);
- ram_block1a[76].portadatain[] = ( data_a[12..12]);
- ram_block1a[77].portadatain[] = ( data_a[13..13]);
- ram_block1a[78].portadatain[] = ( data_a[14..14]);
- ram_block1a[79].portadatain[] = ( data_a[15..15]);
- ram_block1a[80].portadatain[] = ( data_a[16..16]);
- ram_block1a[81].portadatain[] = ( data_a[17..17]);
- ram_block1a[82].portadatain[] = ( data_a[18..18]);
- ram_block1a[83].portadatain[] = ( data_a[19..19]);
- ram_block1a[84].portadatain[] = ( data_a[20..20]);
- ram_block1a[85].portadatain[] = ( data_a[21..21]);
- ram_block1a[86].portadatain[] = ( data_a[22..22]);
- ram_block1a[87].portadatain[] = ( data_a[23..23]);
- ram_block1a[88].portadatain[] = ( data_a[24..24]);
- ram_block1a[89].portadatain[] = ( data_a[25..25]);
- ram_block1a[90].portadatain[] = ( data_a[26..26]);
- ram_block1a[91].portadatain[] = ( data_a[27..27]);
- ram_block1a[92].portadatain[] = ( data_a[28..28]);
- ram_block1a[93].portadatain[] = ( data_a[29..29]);
- ram_block1a[94].portadatain[] = ( data_a[30..30]);
- ram_block1a[95].portadatain[] = ( data_a[31..31]);
- ram_block1a[96].portadatain[] = ( data_a[0..0]);
- ram_block1a[97].portadatain[] = ( data_a[1..1]);
- ram_block1a[98].portadatain[] = ( data_a[2..2]);
- ram_block1a[99].portadatain[] = ( data_a[3..3]);
- ram_block1a[100].portadatain[] = ( data_a[4..4]);
- ram_block1a[101].portadatain[] = ( data_a[5..5]);
- ram_block1a[102].portadatain[] = ( data_a[6..6]);
- ram_block1a[103].portadatain[] = ( data_a[7..7]);
- ram_block1a[104].portadatain[] = ( data_a[8..8]);
- ram_block1a[105].portadatain[] = ( data_a[9..9]);
- ram_block1a[106].portadatain[] = ( data_a[10..10]);
- ram_block1a[107].portadatain[] = ( data_a[11..11]);
- ram_block1a[108].portadatain[] = ( data_a[12..12]);
- ram_block1a[109].portadatain[] = ( data_a[13..13]);
- ram_block1a[110].portadatain[] = ( data_a[14..14]);
- ram_block1a[111].portadatain[] = ( data_a[15..15]);
- ram_block1a[112].portadatain[] = ( data_a[16..16]);
- ram_block1a[113].portadatain[] = ( data_a[17..17]);
- ram_block1a[114].portadatain[] = ( data_a[18..18]);
- ram_block1a[115].portadatain[] = ( data_a[19..19]);
- ram_block1a[116].portadatain[] = ( data_a[20..20]);
- ram_block1a[117].portadatain[] = ( data_a[21..21]);
- ram_block1a[118].portadatain[] = ( data_a[22..22]);
- ram_block1a[119].portadatain[] = ( data_a[23..23]);
- ram_block1a[120].portadatain[] = ( data_a[24..24]);
- ram_block1a[121].portadatain[] = ( data_a[25..25]);
- ram_block1a[122].portadatain[] = ( data_a[26..26]);
- ram_block1a[123].portadatain[] = ( data_a[27..27]);
- ram_block1a[124].portadatain[] = ( data_a[28..28]);
- ram_block1a[125].portadatain[] = ( data_a[29..29]);
- ram_block1a[126].portadatain[] = ( data_a[30..30]);
- ram_block1a[127].portadatain[] = ( data_a[31..31]);
- ram_block1a[128].portadatain[] = ( data_a[0..0]);
- ram_block1a[129].portadatain[] = ( data_a[1..1]);
- ram_block1a[130].portadatain[] = ( data_a[2..2]);
- ram_block1a[131].portadatain[] = ( data_a[3..3]);
- ram_block1a[132].portadatain[] = ( data_a[4..4]);
- ram_block1a[133].portadatain[] = ( data_a[5..5]);
- ram_block1a[134].portadatain[] = ( data_a[6..6]);
- ram_block1a[135].portadatain[] = ( data_a[7..7]);
- ram_block1a[136].portadatain[] = ( data_a[8..8]);
- ram_block1a[137].portadatain[] = ( data_a[9..9]);
- ram_block1a[138].portadatain[] = ( data_a[10..10]);
- ram_block1a[139].portadatain[] = ( data_a[11..11]);
- ram_block1a[140].portadatain[] = ( data_a[12..12]);
- ram_block1a[141].portadatain[] = ( data_a[13..13]);
- ram_block1a[142].portadatain[] = ( data_a[14..14]);
- ram_block1a[143].portadatain[] = ( data_a[15..15]);
- ram_block1a[144].portadatain[] = ( data_a[16..16]);
- ram_block1a[145].portadatain[] = ( data_a[17..17]);
- ram_block1a[146].portadatain[] = ( data_a[18..18]);
- ram_block1a[147].portadatain[] = ( data_a[19..19]);
- ram_block1a[148].portadatain[] = ( data_a[20..20]);
- ram_block1a[149].portadatain[] = ( data_a[21..21]);
- ram_block1a[150].portadatain[] = ( data_a[22..22]);
- ram_block1a[151].portadatain[] = ( data_a[23..23]);
- ram_block1a[152].portadatain[] = ( data_a[24..24]);
- ram_block1a[153].portadatain[] = ( data_a[25..25]);
- ram_block1a[154].portadatain[] = ( data_a[26..26]);
- ram_block1a[155].portadatain[] = ( data_a[27..27]);
- ram_block1a[156].portadatain[] = ( data_a[28..28]);
- ram_block1a[157].portadatain[] = ( data_a[29..29]);
- ram_block1a[158].portadatain[] = ( data_a[30..30]);
- ram_block1a[159].portadatain[] = ( data_a[31..31]);
- ram_block1a[160].portadatain[] = ( data_a[0..0]);
- ram_block1a[161].portadatain[] = ( data_a[1..1]);
- ram_block1a[162].portadatain[] = ( data_a[2..2]);
- ram_block1a[163].portadatain[] = ( data_a[3..3]);
- ram_block1a[164].portadatain[] = ( data_a[4..4]);
- ram_block1a[165].portadatain[] = ( data_a[5..5]);
- ram_block1a[166].portadatain[] = ( data_a[6..6]);
- ram_block1a[167].portadatain[] = ( data_a[7..7]);
- ram_block1a[168].portadatain[] = ( data_a[8..8]);
- ram_block1a[169].portadatain[] = ( data_a[9..9]);
- ram_block1a[170].portadatain[] = ( data_a[10..10]);
- ram_block1a[171].portadatain[] = ( data_a[11..11]);
- ram_block1a[172].portadatain[] = ( data_a[12..12]);
- ram_block1a[173].portadatain[] = ( data_a[13..13]);
- ram_block1a[174].portadatain[] = ( data_a[14..14]);
- ram_block1a[175].portadatain[] = ( data_a[15..15]);
- ram_block1a[176].portadatain[] = ( data_a[16..16]);
- ram_block1a[177].portadatain[] = ( data_a[17..17]);
- ram_block1a[178].portadatain[] = ( data_a[18..18]);
- ram_block1a[179].portadatain[] = ( data_a[19..19]);
- ram_block1a[180].portadatain[] = ( data_a[20..20]);
- ram_block1a[181].portadatain[] = ( data_a[21..21]);
- ram_block1a[182].portadatain[] = ( data_a[22..22]);
- ram_block1a[183].portadatain[] = ( data_a[23..23]);
- ram_block1a[184].portadatain[] = ( data_a[24..24]);
- ram_block1a[185].portadatain[] = ( data_a[25..25]);
- ram_block1a[186].portadatain[] = ( data_a[26..26]);
- ram_block1a[187].portadatain[] = ( data_a[27..27]);
- ram_block1a[188].portadatain[] = ( data_a[28..28]);
- ram_block1a[189].portadatain[] = ( data_a[29..29]);
- ram_block1a[190].portadatain[] = ( data_a[30..30]);
- ram_block1a[191].portadatain[] = ( data_a[31..31]);
- ram_block1a[192].portadatain[] = ( data_a[0..0]);
- ram_block1a[193].portadatain[] = ( data_a[1..1]);
- ram_block1a[194].portadatain[] = ( data_a[2..2]);
- ram_block1a[195].portadatain[] = ( data_a[3..3]);
- ram_block1a[196].portadatain[] = ( data_a[4..4]);
- ram_block1a[197].portadatain[] = ( data_a[5..5]);
- ram_block1a[198].portadatain[] = ( data_a[6..6]);
- ram_block1a[199].portadatain[] = ( data_a[7..7]);
- ram_block1a[200].portadatain[] = ( data_a[8..8]);
- ram_block1a[201].portadatain[] = ( data_a[9..9]);
- ram_block1a[202].portadatain[] = ( data_a[10..10]);
- ram_block1a[203].portadatain[] = ( data_a[11..11]);
- ram_block1a[204].portadatain[] = ( data_a[12..12]);
- ram_block1a[205].portadatain[] = ( data_a[13..13]);
- ram_block1a[206].portadatain[] = ( data_a[14..14]);
- ram_block1a[207].portadatain[] = ( data_a[15..15]);
- ram_block1a[208].portadatain[] = ( data_a[16..16]);
- ram_block1a[209].portadatain[] = ( data_a[17..17]);
- ram_block1a[210].portadatain[] = ( data_a[18..18]);
- ram_block1a[211].portadatain[] = ( data_a[19..19]);
- ram_block1a[212].portadatain[] = ( data_a[20..20]);
- ram_block1a[213].portadatain[] = ( data_a[21..21]);
- ram_block1a[214].portadatain[] = ( data_a[22..22]);
- ram_block1a[215].portadatain[] = ( data_a[23..23]);
- ram_block1a[216].portadatain[] = ( data_a[24..24]);
- ram_block1a[217].portadatain[] = ( data_a[25..25]);
- ram_block1a[218].portadatain[] = ( data_a[26..26]);
- ram_block1a[219].portadatain[] = ( data_a[27..27]);
- ram_block1a[220].portadatain[] = ( data_a[28..28]);
- ram_block1a[221].portadatain[] = ( data_a[29..29]);
- ram_block1a[222].portadatain[] = ( data_a[30..30]);
- ram_block1a[223].portadatain[] = ( data_a[31..31]);
- ram_block1a[223..0].portare = B"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
- ram_block1a[223..0].portawe = ( decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..6], decode3.eq[6..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..5], decode3.eq[5..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..4], decode3.eq[4..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..3], decode3.eq[3..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..2], decode3.eq[2..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..1], decode3.eq[1..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0], decode3.eq[0..0]);
- address_a_sel[2..0] = address_a[15..13];
- address_a_wire[] = address_a[];
- q_a[] = mux2.result[];
-END;
---VALID FILE
diff --git a/db/altsyncram_mbd1.tdf b/db/altsyncram_mbd1.tdf
deleted file mode 100644
index 638b810..0000000
--- a/db/altsyncram_mbd1.tdf
+++ /dev/null
@@ -1,821 +0,0 @@
---altsyncram BYTE_SIZE=8 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INIT_FILE="nios_system_onchip_memory.hex" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=4096 NUMWORDS_A=4096 OPERATION_MODE="SINGLE_PORT" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=12 address_a byteena_a clock0 clocken0 data_a q_a wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = M9K 16
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_mbd1
-(
- address_a[11..0] : input;
- byteena_a[3..0] : input;
- clock0 : input;
- clocken0 : input;
- data_a[31..0] : input;
- q_a[31..0] : output;
- wren_a : input;
-)
-VARIABLE
- ram_block1a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a8 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a9 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a10 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a11 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a12 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a13 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a14 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a15 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a16 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a17 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a18 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a19 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a20 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a21 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a22 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a23 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a24 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a25 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a26 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a27 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a28 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a29 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a30 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a31 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 12,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 4095,
- PORT_A_LOGICAL_RAM_DEPTH = 4096,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_wire[11..0] : WIRE;
-
-BEGIN
- ram_block1a[31..0].clk0 = clock0;
- ram_block1a[31..0].ena0 = clocken0;
- ram_block1a[31..0].portaaddr[] = ( address_a_wire[11..0]);
- ram_block1a[7..0].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[15..8].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[23..16].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[31..24].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[0].portadatain[] = ( data_a[0..0]);
- ram_block1a[1].portadatain[] = ( data_a[1..1]);
- ram_block1a[2].portadatain[] = ( data_a[2..2]);
- ram_block1a[3].portadatain[] = ( data_a[3..3]);
- ram_block1a[4].portadatain[] = ( data_a[4..4]);
- ram_block1a[5].portadatain[] = ( data_a[5..5]);
- ram_block1a[6].portadatain[] = ( data_a[6..6]);
- ram_block1a[7].portadatain[] = ( data_a[7..7]);
- ram_block1a[8].portadatain[] = ( data_a[8..8]);
- ram_block1a[9].portadatain[] = ( data_a[9..9]);
- ram_block1a[10].portadatain[] = ( data_a[10..10]);
- ram_block1a[11].portadatain[] = ( data_a[11..11]);
- ram_block1a[12].portadatain[] = ( data_a[12..12]);
- ram_block1a[13].portadatain[] = ( data_a[13..13]);
- ram_block1a[14].portadatain[] = ( data_a[14..14]);
- ram_block1a[15].portadatain[] = ( data_a[15..15]);
- ram_block1a[16].portadatain[] = ( data_a[16..16]);
- ram_block1a[17].portadatain[] = ( data_a[17..17]);
- ram_block1a[18].portadatain[] = ( data_a[18..18]);
- ram_block1a[19].portadatain[] = ( data_a[19..19]);
- ram_block1a[20].portadatain[] = ( data_a[20..20]);
- ram_block1a[21].portadatain[] = ( data_a[21..21]);
- ram_block1a[22].portadatain[] = ( data_a[22..22]);
- ram_block1a[23].portadatain[] = ( data_a[23..23]);
- ram_block1a[24].portadatain[] = ( data_a[24..24]);
- ram_block1a[25].portadatain[] = ( data_a[25..25]);
- ram_block1a[26].portadatain[] = ( data_a[26..26]);
- ram_block1a[27].portadatain[] = ( data_a[27..27]);
- ram_block1a[28].portadatain[] = ( data_a[28..28]);
- ram_block1a[29].portadatain[] = ( data_a[29..29]);
- ram_block1a[30].portadatain[] = ( data_a[30..30]);
- ram_block1a[31].portadatain[] = ( data_a[31..31]);
- ram_block1a[31..0].portare = B"11111111111111111111111111111111";
- ram_block1a[31..0].portawe = wren_a;
- address_a_wire[] = address_a[];
- q_a[] = ( ram_block1a[31..0].portadataout[0..0]);
-END;
---VALID FILE
diff --git a/db/altsyncram_r1m1.tdf b/db/altsyncram_r1m1.tdf
deleted file mode 100644
index 15e2d8b..0000000
--- a/db/altsyncram_r1m1.tdf
+++ /dev/null
@@ -1,303 +0,0 @@
---altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INDATA_ACLR_A="NONE" LOW_POWER_MODE="AUTO" OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" RDCONTROL_ACLR_B="NONE" RDCONTROL_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=8 WIDTH_B=8 WIDTH_BYTEENA_A=1 WIDTH_BYTEENA_B=1 WIDTHAD_A=6 WIDTHAD_B=6 WRCONTROL_ACLR_A="NONE" address_a address_b clock0 clock1 clocken1 data_a q_b wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = M9K 1
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_r1m1
-(
- address_a[5..0] : input;
- address_b[5..0] : input;
- clock0 : input;
- clock1 : input;
- clocken1 : input;
- data_a[7..0] : input;
- q_b[7..0] : output;
- wren_a : input;
-)
-VARIABLE
- ram_block2a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 0,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 1,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 2,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 3,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 4,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 5,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 6,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block2a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "none",
- CLK1_CORE_CLOCK_ENABLE = "ena1",
- CLK1_INPUT_CLOCK_ENABLE = "ena1",
- CONNECTIVITY_CHECKING = "OFF",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
- OPERATION_MODE = "dual_port",
- PORT_A_ADDRESS_WIDTH = 6,
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 63,
- PORT_A_LOGICAL_RAM_DEPTH = 64,
- PORT_A_LOGICAL_RAM_WIDTH = 8,
- PORT_B_ADDRESS_CLEAR = "none",
- PORT_B_ADDRESS_CLOCK = "clock1",
- PORT_B_ADDRESS_WIDTH = 6,
- PORT_B_DATA_OUT_CLEAR = "none",
- PORT_B_DATA_WIDTH = 1,
- PORT_B_FIRST_ADDRESS = 0,
- PORT_B_FIRST_BIT_NUMBER = 7,
- PORT_B_LAST_ADDRESS = 63,
- PORT_B_LOGICAL_RAM_DEPTH = 64,
- PORT_B_LOGICAL_RAM_WIDTH = 8,
- PORT_B_READ_ENABLE_CLOCK = "clock1",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_wire[5..0] : WIRE;
- address_b_wire[5..0] : WIRE;
-
-BEGIN
- ram_block2a[7..0].clk0 = clock0;
- ram_block2a[7..0].clk1 = clock1;
- ram_block2a[7..0].ena0 = wren_a;
- ram_block2a[7..0].ena1 = clocken1;
- ram_block2a[7..0].portaaddr[] = ( address_a_wire[5..0]);
- ram_block2a[0].portadatain[] = ( data_a[0..0]);
- ram_block2a[1].portadatain[] = ( data_a[1..1]);
- ram_block2a[2].portadatain[] = ( data_a[2..2]);
- ram_block2a[3].portadatain[] = ( data_a[3..3]);
- ram_block2a[4].portadatain[] = ( data_a[4..4]);
- ram_block2a[5].portadatain[] = ( data_a[5..5]);
- ram_block2a[6].portadatain[] = ( data_a[6..6]);
- ram_block2a[7].portadatain[] = ( data_a[7..7]);
- ram_block2a[7..0].portawe = wren_a;
- ram_block2a[7..0].portbaddr[] = ( address_b_wire[5..0]);
- ram_block2a[7..0].portbre = B"11111111";
- address_a_wire[] = address_a[];
- address_b_wire[] = address_b[];
- q_b[] = ( ram_block2a[7..0].portbdataout[0..0]);
-END;
---VALID FILE
diff --git a/db/altsyncram_sad1.tdf b/db/altsyncram_sad1.tdf
deleted file mode 100644
index 674477b..0000000
--- a/db/altsyncram_sad1.tdf
+++ /dev/null
@@ -1,821 +0,0 @@
---altsyncram BYTE_SIZE=8 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" INIT_FILE="nios_system_onchip_memory.hex" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=1024 NUMWORDS_A=1024 OPERATION_MODE="SINGLE_PORT" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=10 address_a byteena_a clock0 clocken0 data_a q_a wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
---VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
-WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
-RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
-
---synthesis_resources = M9K 4
-OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
-
-SUBDESIGN altsyncram_sad1
-(
- address_a[9..0] : input;
- byteena_a[3..0] : input;
- clock0 : input;
- clocken0 : input;
- data_a[31..0] : input;
- q_a[31..0] : output;
- wren_a : input;
-)
-VARIABLE
- ram_block1a0 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 0,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a1 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 1,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a2 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 2,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a3 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 3,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a4 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 4,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a5 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 5,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a6 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 6,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a7 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 7,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a8 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 8,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a9 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 9,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a10 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 10,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a11 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 11,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a12 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 12,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a13 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 13,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a14 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 14,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a15 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 15,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a16 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 16,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a17 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 17,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a18 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 18,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a19 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 19,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a20 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 20,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a21 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 21,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a22 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 22,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a23 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 23,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a24 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 24,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a25 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 25,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a26 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 26,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a27 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 27,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a28 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 28,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a29 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 29,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a30 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 30,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- ram_block1a31 : cycloneive_ram_block
- WITH (
- CLK0_CORE_CLOCK_ENABLE = "ena0",
- CLK0_INPUT_CLOCK_ENABLE = "ena0",
- CONNECTIVITY_CHECKING = "OFF",
- INIT_FILE = "nios_system_onchip_memory.hex",
- INIT_FILE_LAYOUT = "port_a",
- LOGICAL_RAM_NAME = "ALTSYNCRAM",
- OPERATION_MODE = "single_port",
- PORT_A_ADDRESS_WIDTH = 10,
- PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
- PORT_A_BYTE_SIZE = 1,
- PORT_A_DATA_OUT_CLEAR = "none",
- PORT_A_DATA_OUT_CLOCK = "none",
- PORT_A_DATA_WIDTH = 1,
- PORT_A_FIRST_ADDRESS = 0,
- PORT_A_FIRST_BIT_NUMBER = 31,
- PORT_A_LAST_ADDRESS = 1023,
- PORT_A_LOGICAL_RAM_DEPTH = 1024,
- PORT_A_LOGICAL_RAM_WIDTH = 32,
- PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
- RAM_BLOCK_TYPE = "AUTO"
- );
- address_a_wire[9..0] : WIRE;
-
-BEGIN
- ram_block1a[31..0].clk0 = clock0;
- ram_block1a[31..0].ena0 = clocken0;
- ram_block1a[31..0].portaaddr[] = ( address_a_wire[9..0]);
- ram_block1a[7..0].portabyteenamasks[] = ( byteena_a[0..0]);
- ram_block1a[15..8].portabyteenamasks[] = ( byteena_a[1..1]);
- ram_block1a[23..16].portabyteenamasks[] = ( byteena_a[2..2]);
- ram_block1a[31..24].portabyteenamasks[] = ( byteena_a[3..3]);
- ram_block1a[0].portadatain[] = ( data_a[0..0]);
- ram_block1a[1].portadatain[] = ( data_a[1..1]);
- ram_block1a[2].portadatain[] = ( data_a[2..2]);
- ram_block1a[3].portadatain[] = ( data_a[3..3]);
- ram_block1a[4].portadatain[] = ( data_a[4..4]);
- ram_block1a[5].portadatain[] = ( data_a[5..5]);
- ram_block1a[6].portadatain[] = ( data_a[6..6]);
- ram_block1a[7].portadatain[] = ( data_a[7..7]);
- ram_block1a[8].portadatain[] = ( data_a[8..8]);
- ram_block1a[9].portadatain[] = ( data_a[9..9]);
- ram_block1a[10].portadatain[] = ( data_a[10..10]);
- ram_block1a[11].portadatain[] = ( data_a[11..11]);
- ram_block1a[12].portadatain[] = ( data_a[12..12]);
- ram_block1a[13].portadatain[] = ( data_a[13..13]);
- ram_block1a[14].portadatain[] = ( data_a[14..14]);
- ram_block1a[15].portadatain[] = ( data_a[15..15]);
- ram_block1a[16].portadatain[] = ( data_a[16..16]);
- ram_block1a[17].portadatain[] = ( data_a[17..17]);
- ram_block1a[18].portadatain[] = ( data_a[18..18]);
- ram_block1a[19].portadatain[] = ( data_a[19..19]);
- ram_block1a[20].portadatain[] = ( data_a[20..20]);
- ram_block1a[21].portadatain[] = ( data_a[21..21]);
- ram_block1a[22].portadatain[] = ( data_a[22..22]);
- ram_block1a[23].portadatain[] = ( data_a[23..23]);
- ram_block1a[24].portadatain[] = ( data_a[24..24]);
- ram_block1a[25].portadatain[] = ( data_a[25..25]);
- ram_block1a[26].portadatain[] = ( data_a[26..26]);
- ram_block1a[27].portadatain[] = ( data_a[27..27]);
- ram_block1a[28].portadatain[] = ( data_a[28..28]);
- ram_block1a[29].portadatain[] = ( data_a[29..29]);
- ram_block1a[30].portadatain[] = ( data_a[30..30]);
- ram_block1a[31].portadatain[] = ( data_a[31..31]);
- ram_block1a[31..0].portare = B"11111111111111111111111111111111";
- ram_block1a[31..0].portawe = wren_a;
- address_a_wire[] = address_a[];
- q_a[] = ( ram_block1a[31..0].portadataout[0..0]);
-END;
---VALID FILE
diff --git a/db/cntr_1ob.tdf b/db/cntr_1ob.tdf
deleted file mode 100644
index f20e091..0000000
--- a/db/cntr_1ob.tdf
+++ /dev/null
@@ -1,97 +0,0 @@
---lpm_counter DEVICE_FAMILY="Cyclone IV E" lpm_direction="UP" lpm_port_updown="PORT_UNUSED" lpm_width=6 aclr clock cnt_en q sclr
---VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_counter 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_lcell_comb (cin, dataa, datab, datac, datad)
-WITH ( DONT_TOUCH, LUT_MASK, SUM_LUTC_INPUT)
-RETURNS ( combout, cout);
-
---synthesis_resources = lut 6 reg 6
-SUBDESIGN cntr_1ob
-(
- aclr : input;
- clock : input;
- cnt_en : input;
- q[5..0] : output;
- sclr : input;
-)
-VARIABLE
- counter_comb_bita0 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita1 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita2 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita3 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita4 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita5 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_reg_bit[5..0] : dffeas;
- aclr_actual : WIRE;
- clk_en : NODE;
- data[5..0] : NODE;
- external_cin : WIRE;
- s_val[5..0] : WIRE;
- safe_q[5..0] : WIRE;
- sload : NODE;
- sset : NODE;
- updown_dir : WIRE;
-
-BEGIN
- counter_comb_bita[5..0].cin = ( counter_comb_bita[4..0].cout, external_cin);
- counter_comb_bita[5..0].dataa = ( counter_reg_bit[5..0].q);
- counter_comb_bita[5..0].datab = ( updown_dir, updown_dir, updown_dir, updown_dir, updown_dir, updown_dir);
- counter_comb_bita[5..0].datad = ( B"1", B"1", B"1", B"1", B"1", B"1");
- counter_reg_bit[].asdata = ((! sclr) & ((sset & s_val[]) # ((! sset) & data[])));
- counter_reg_bit[].clk = clock;
- counter_reg_bit[].clrn = (! aclr_actual);
- counter_reg_bit[].d = ( counter_comb_bita[5..0].combout);
- counter_reg_bit[].ena = (clk_en & (((sclr # sset) # sload) # cnt_en));
- counter_reg_bit[].sload = ((sclr # sset) # sload);
- aclr_actual = aclr;
- clk_en = VCC;
- data[] = GND;
- external_cin = B"1";
- q[] = safe_q[];
- s_val[] = B"111111";
- safe_q[] = counter_reg_bit[].q;
- sload = GND;
- sset = GND;
- updown_dir = B"1";
-END;
---VALID FILE
diff --git a/db/cntr_do7.tdf b/db/cntr_do7.tdf
deleted file mode 100644
index cf34edf..0000000
--- a/db/cntr_do7.tdf
+++ /dev/null
@@ -1,98 +0,0 @@
---lpm_counter DEVICE_FAMILY="Cyclone IV E" lpm_width=6 aclr clock cnt_en q sclr updown
---VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_counter 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION cycloneive_lcell_comb (cin, dataa, datab, datac, datad)
-WITH ( DONT_TOUCH, LUT_MASK, SUM_LUTC_INPUT)
-RETURNS ( combout, cout);
-
---synthesis_resources = lut 6 reg 6
-SUBDESIGN cntr_do7
-(
- aclr : input;
- clock : input;
- cnt_en : input;
- q[5..0] : output;
- sclr : input;
- updown : input;
-)
-VARIABLE
- counter_comb_bita0 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita1 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita2 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita3 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita4 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_comb_bita5 : cycloneive_lcell_comb
- WITH (
- LUT_MASK = "5A90",
- SUM_LUTC_INPUT = "cin"
- );
- counter_reg_bit[5..0] : dffeas;
- aclr_actual : WIRE;
- clk_en : NODE;
- data[5..0] : NODE;
- external_cin : WIRE;
- s_val[5..0] : WIRE;
- safe_q[5..0] : WIRE;
- sload : NODE;
- sset : NODE;
- updown_dir : WIRE;
-
-BEGIN
- counter_comb_bita[5..0].cin = ( counter_comb_bita[4..0].cout, external_cin);
- counter_comb_bita[5..0].dataa = ( counter_reg_bit[5..0].q);
- counter_comb_bita[5..0].datab = ( updown_dir, updown_dir, updown_dir, updown_dir, updown_dir, updown_dir);
- counter_comb_bita[5..0].datad = ( B"1", B"1", B"1", B"1", B"1", B"1");
- counter_reg_bit[].asdata = ((! sclr) & ((sset & s_val[]) # ((! sset) & data[])));
- counter_reg_bit[].clk = clock;
- counter_reg_bit[].clrn = (! aclr_actual);
- counter_reg_bit[].d = ( counter_comb_bita[5..0].combout);
- counter_reg_bit[].ena = (clk_en & (((sclr # sset) # sload) # cnt_en));
- counter_reg_bit[].sload = ((sclr # sset) # sload);
- aclr_actual = aclr;
- clk_en = VCC;
- data[] = GND;
- external_cin = B"1";
- q[] = safe_q[];
- s_val[] = B"111111";
- safe_q[] = counter_reg_bit[].q;
- sload = GND;
- sset = GND;
- updown_dir = updown;
-END;
---VALID FILE
diff --git a/db/decode_qsa.tdf b/db/decode_qsa.tdf
deleted file mode 100644
index 78baf29..0000000
--- a/db/decode_qsa.tdf
+++ /dev/null
@@ -1,57 +0,0 @@
---lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=7 LPM_WIDTH=3 data enable eq
---VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-
---synthesis_resources = lut 8
-SUBDESIGN decode_qsa
-(
- data[2..0] : input;
- enable : input;
- eq[6..0] : output;
-)
-VARIABLE
- data_wire[2..0] : WIRE;
- enable_wire : WIRE;
- eq_node[6..0] : WIRE;
- eq_wire[7..0] : WIRE;
- w_anode1849w[3..0] : WIRE;
- w_anode1866w[3..0] : WIRE;
- w_anode1876w[3..0] : WIRE;
- w_anode1886w[3..0] : WIRE;
- w_anode1896w[3..0] : WIRE;
- w_anode1906w[3..0] : WIRE;
- w_anode1916w[3..0] : WIRE;
- w_anode1926w[3..0] : WIRE;
-
-BEGIN
- data_wire[] = data[];
- enable_wire = enable;
- eq[] = eq_node[];
- eq_node[6..0] = eq_wire[6..0];
- eq_wire[] = ( w_anode1926w[3..3], w_anode1916w[3..3], w_anode1906w[3..3], w_anode1896w[3..3], w_anode1886w[3..3], w_anode1876w[3..3], w_anode1866w[3..3], w_anode1849w[3..3]);
- w_anode1849w[] = ( (w_anode1849w[2..2] & (! data_wire[2..2])), (w_anode1849w[1..1] & (! data_wire[1..1])), (w_anode1849w[0..0] & (! data_wire[0..0])), enable_wire);
- w_anode1866w[] = ( (w_anode1866w[2..2] & (! data_wire[2..2])), (w_anode1866w[1..1] & (! data_wire[1..1])), (w_anode1866w[0..0] & data_wire[0..0]), enable_wire);
- w_anode1876w[] = ( (w_anode1876w[2..2] & (! data_wire[2..2])), (w_anode1876w[1..1] & data_wire[1..1]), (w_anode1876w[0..0] & (! data_wire[0..0])), enable_wire);
- w_anode1886w[] = ( (w_anode1886w[2..2] & (! data_wire[2..2])), (w_anode1886w[1..1] & data_wire[1..1]), (w_anode1886w[0..0] & data_wire[0..0]), enable_wire);
- w_anode1896w[] = ( (w_anode1896w[2..2] & data_wire[2..2]), (w_anode1896w[1..1] & (! data_wire[1..1])), (w_anode1896w[0..0] & (! data_wire[0..0])), enable_wire);
- w_anode1906w[] = ( (w_anode1906w[2..2] & data_wire[2..2]), (w_anode1906w[1..1] & (! data_wire[1..1])), (w_anode1906w[0..0] & data_wire[0..0]), enable_wire);
- w_anode1916w[] = ( (w_anode1916w[2..2] & data_wire[2..2]), (w_anode1916w[1..1] & data_wire[1..1]), (w_anode1916w[0..0] & (! data_wire[0..0])), enable_wire);
- w_anode1926w[] = ( (w_anode1926w[2..2] & data_wire[2..2]), (w_anode1926w[1..1] & data_wire[1..1]), (w_anode1926w[0..0] & data_wire[0..0]), enable_wire);
-END;
---VALID FILE
diff --git a/db/dpram_nl21.tdf b/db/dpram_nl21.tdf
deleted file mode 100644
index ed4cc69..0000000
--- a/db/dpram_nl21.tdf
+++ /dev/null
@@ -1,48 +0,0 @@
---altdpram DEVICE_FAMILY="Cyclone IV E" lpm_hint="RAM_BLOCK_TYPE=AUTO" RAM_BLOCK_TYPE="AUTO" RDCONTROL_ACLR="OFF" RDCONTROL_REG="UNREGISTERED" SUPPRESS_MEMORY_CONVERSION_WARNINGS="ON" USE_EAB="ON" WIDTH=8 WIDTHAD=6 data inclock outclock outclocken q rdaddress wraddress wren CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CYCLONEII_M4K_COMPATIBILITY="ON" LOW_POWER_MODE="AUTO"
---VERSION_BEGIN 13.0 cbx_altdpram 2013:06:12:18:03:43:SJ cbx_altsyncram 2013:06:12:18:03:43:SJ cbx_cycloneii 2013:06:12:18:03:43:SJ cbx_lpm_add_sub 2013:06:12:18:03:43:SJ cbx_lpm_compare 2013:06:12:18:03:43:SJ cbx_lpm_decode 2013:06:12:18:03:43:SJ cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ cbx_stratix 2013:06:12:18:03:43:SJ cbx_stratixii 2013:06:12:18:03:43:SJ cbx_stratixiii 2013:06:12:18:03:43:SJ cbx_stratixv 2013:06:12:18:03:43:SJ cbx_util_mgl 2013:06:12:18:03:43:SJ VERSION_END
-
-
--- Copyright (C) 1991-2013 Altera Corporation
--- Your use of Altera Corporation's design tools, logic functions
--- and other software and tools, and its AMPP partner logic
--- functions, and any output files from any of the foregoing
--- (including device programming or simulation files), and any
--- associated documentation or information are expressly subject
--- to the terms and conditions of the Altera Program License
--- Subscription Agreement, Altera MegaCore Function License
--- Agreement, or other applicable license agreement, including,
--- without limitation, that your use is for the sole purpose of
--- programming logic devices manufactured by Altera and sold by
--- Altera or its authorized distributors. Please refer to the
--- applicable agreement for further details.
-
-
-FUNCTION altsyncram_r1m1 (address_a[5..0], address_b[5..0], clock0, clock1, clocken1, data_a[7..0], wren_a)
-RETURNS ( q_b[7..0]);
-
---synthesis_resources = M9K 1
-SUBDESIGN dpram_nl21
-(
- data[7..0] : input;
- inclock : input;
- outclock : input;
- outclocken : input;
- q[7..0] : output;
- rdaddress[5..0] : input;
- wraddress[5..0] : input;
- wren : input;
-)
-VARIABLE
- altsyncram1 : altsyncram_r1m1;
-
-BEGIN
- altsyncram1.address_a[] = wraddress[];
- altsyncram1.address_b[] = rdaddress[];
- altsyncram1.clock0 = inclock;
- altsyncram1.clock1 = outclock;
- altsyncram1.clocken1 = outclocken;
- altsyncram1.data_a[] = data[];
- altsyncram1.wren_a = wren;
- q[] = altsyncram1.q_b[];
-END;
---VALID FILE
diff --git a/db/ip/nios_system/nios_system.v b/db/ip/nios_system/nios_system.v
deleted file mode 100644
index 7cbf870..0000000
--- a/db/ip/nios_system/nios_system.v
+++ /dev/null
@@ -1,5964 +0,0 @@
-// nios_system.v
-
-// Generated using ACDS version 13.0sp1 232 at 2016.12.22.10:07:22
-
-`timescale 1 ps / 1 ps
-module nios_system (
- input wire clk_clk, // clk.clk
- output wire [7:0] leds_export, // leds.export
- input wire reset_reset_n, // reset.reset_n
- output wire [17:0] ledrs_export, // ledrs.export
- input wire [17:0] switches_export, // switches.export
- input wire [2:0] push_switches_export, // push_switches.export
- output wire [6:0] hex0_export, // hex0.export
- output wire [6:0] hex1_export, // hex1.export
- output wire [6:0] hex2_export, // hex2.export
- output wire [6:0] hex3_export, // hex3.export
- output wire [6:0] hex4_export, // hex4.export
- output wire [6:0] hex5_export, // hex5.export
- output wire [6:0] hex6_export, // hex6.export
- output wire [6:0] hex7_export, // hex7.export
- output wire lcd_16207_0_RS, // lcd_16207_0.RS
- output wire lcd_16207_0_RW, // .RW
- inout wire [7:0] lcd_16207_0_data, // .data
- output wire lcd_16207_0_E, // .E
- output wire lcd_on_export, // lcd_on.export
- output wire lcd_blon_export // lcd_blon.export
- );
-
- wire nios2_processor_instruction_master_waitrequest; // nios2_processor_instruction_master_translator:av_waitrequest -> nios2_processor:i_waitrequest
- wire [18:0] nios2_processor_instruction_master_address; // nios2_processor:i_address -> nios2_processor_instruction_master_translator:av_address
- wire nios2_processor_instruction_master_read; // nios2_processor:i_read -> nios2_processor_instruction_master_translator:av_read
- wire [31:0] nios2_processor_instruction_master_readdata; // nios2_processor_instruction_master_translator:av_readdata -> nios2_processor:i_readdata
- wire nios2_processor_data_master_waitrequest; // nios2_processor_data_master_translator:av_waitrequest -> nios2_processor:d_waitrequest
- wire [31:0] nios2_processor_data_master_writedata; // nios2_processor:d_writedata -> nios2_processor_data_master_translator:av_writedata
- wire [18:0] nios2_processor_data_master_address; // nios2_processor:d_address -> nios2_processor_data_master_translator:av_address
- wire nios2_processor_data_master_write; // nios2_processor:d_write -> nios2_processor_data_master_translator:av_write
- wire nios2_processor_data_master_read; // nios2_processor:d_read -> nios2_processor_data_master_translator:av_read
- wire [31:0] nios2_processor_data_master_readdata; // nios2_processor_data_master_translator:av_readdata -> nios2_processor:d_readdata
- wire nios2_processor_data_master_debugaccess; // nios2_processor:jtag_debug_module_debugaccess_to_roms -> nios2_processor_data_master_translator:av_debugaccess
- wire [3:0] nios2_processor_data_master_byteenable; // nios2_processor:d_byteenable -> nios2_processor_data_master_translator:av_byteenable
- wire nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest; // nios2_processor:jtag_debug_module_waitrequest -> nios2_processor_jtag_debug_module_translator:av_waitrequest
- wire [31:0] nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_writedata; // nios2_processor_jtag_debug_module_translator:av_writedata -> nios2_processor:jtag_debug_module_writedata
- wire [8:0] nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_address; // nios2_processor_jtag_debug_module_translator:av_address -> nios2_processor:jtag_debug_module_address
- wire nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_write; // nios2_processor_jtag_debug_module_translator:av_write -> nios2_processor:jtag_debug_module_write
- wire nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_read; // nios2_processor_jtag_debug_module_translator:av_read -> nios2_processor:jtag_debug_module_read
- wire [31:0] nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_readdata; // nios2_processor:jtag_debug_module_readdata -> nios2_processor_jtag_debug_module_translator:av_readdata
- wire nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess; // nios2_processor_jtag_debug_module_translator:av_debugaccess -> nios2_processor:jtag_debug_module_debugaccess
- wire [3:0] nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_byteenable; // nios2_processor_jtag_debug_module_translator:av_byteenable -> nios2_processor:jtag_debug_module_byteenable
- wire [31:0] onchip_memory_s1_translator_avalon_anti_slave_0_writedata; // onchip_memory_s1_translator:av_writedata -> onchip_memory:writedata
- wire [15:0] onchip_memory_s1_translator_avalon_anti_slave_0_address; // onchip_memory_s1_translator:av_address -> onchip_memory:address
- wire onchip_memory_s1_translator_avalon_anti_slave_0_chipselect; // onchip_memory_s1_translator:av_chipselect -> onchip_memory:chipselect
- wire onchip_memory_s1_translator_avalon_anti_slave_0_clken; // onchip_memory_s1_translator:av_clken -> onchip_memory:clken
- wire onchip_memory_s1_translator_avalon_anti_slave_0_write; // onchip_memory_s1_translator:av_write -> onchip_memory:write
- wire [31:0] onchip_memory_s1_translator_avalon_anti_slave_0_readdata; // onchip_memory:readdata -> onchip_memory_s1_translator:av_readdata
- wire [3:0] onchip_memory_s1_translator_avalon_anti_slave_0_byteenable; // onchip_memory_s1_translator:av_byteenable -> onchip_memory:byteenable
- wire [31:0] leds_s1_translator_avalon_anti_slave_0_writedata; // LEDs_s1_translator:av_writedata -> LEDs:writedata
- wire [1:0] leds_s1_translator_avalon_anti_slave_0_address; // LEDs_s1_translator:av_address -> LEDs:address
- wire leds_s1_translator_avalon_anti_slave_0_chipselect; // LEDs_s1_translator:av_chipselect -> LEDs:chipselect
- wire leds_s1_translator_avalon_anti_slave_0_write; // LEDs_s1_translator:av_write -> LEDs:write_n
- wire [31:0] leds_s1_translator_avalon_anti_slave_0_readdata; // LEDs:readdata -> LEDs_s1_translator:av_readdata
- wire jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest; // jtag_uart:av_waitrequest -> jtag_uart_avalon_jtag_slave_translator:av_waitrequest
- wire [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata; // jtag_uart_avalon_jtag_slave_translator:av_writedata -> jtag_uart:av_writedata
- wire [0:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address; // jtag_uart_avalon_jtag_slave_translator:av_address -> jtag_uart:av_address
- wire jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect; // jtag_uart_avalon_jtag_slave_translator:av_chipselect -> jtag_uart:av_chipselect
- wire jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write; // jtag_uart_avalon_jtag_slave_translator:av_write -> jtag_uart:av_write_n
- wire jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read; // jtag_uart_avalon_jtag_slave_translator:av_read -> jtag_uart:av_read_n
- wire [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata; // jtag_uart:av_readdata -> jtag_uart_avalon_jtag_slave_translator:av_readdata
- wire [31:0] ledrs_s1_translator_avalon_anti_slave_0_writedata; // LEDRs_s1_translator:av_writedata -> LEDRs:writedata
- wire [1:0] ledrs_s1_translator_avalon_anti_slave_0_address; // LEDRs_s1_translator:av_address -> LEDRs:address
- wire ledrs_s1_translator_avalon_anti_slave_0_chipselect; // LEDRs_s1_translator:av_chipselect -> LEDRs:chipselect
- wire ledrs_s1_translator_avalon_anti_slave_0_write; // LEDRs_s1_translator:av_write -> LEDRs:write_n
- wire [31:0] ledrs_s1_translator_avalon_anti_slave_0_readdata; // LEDRs:readdata -> LEDRs_s1_translator:av_readdata
- wire [1:0] switches_s1_translator_avalon_anti_slave_0_address; // switches_s1_translator:av_address -> switches:address
- wire [31:0] switches_s1_translator_avalon_anti_slave_0_readdata; // switches:readdata -> switches_s1_translator:av_readdata
- wire [1:0] push_switches_s1_translator_avalon_anti_slave_0_address; // push_switches_s1_translator:av_address -> push_switches:address
- wire [31:0] push_switches_s1_translator_avalon_anti_slave_0_readdata; // push_switches:readdata -> push_switches_s1_translator:av_readdata
- wire [31:0] hex0_s1_translator_avalon_anti_slave_0_writedata; // hex0_s1_translator:av_writedata -> hex0:writedata
- wire [1:0] hex0_s1_translator_avalon_anti_slave_0_address; // hex0_s1_translator:av_address -> hex0:address
- wire hex0_s1_translator_avalon_anti_slave_0_chipselect; // hex0_s1_translator:av_chipselect -> hex0:chipselect
- wire hex0_s1_translator_avalon_anti_slave_0_write; // hex0_s1_translator:av_write -> hex0:write_n
- wire [31:0] hex0_s1_translator_avalon_anti_slave_0_readdata; // hex0:readdata -> hex0_s1_translator:av_readdata
- wire [31:0] hex1_s1_translator_avalon_anti_slave_0_writedata; // hex1_s1_translator:av_writedata -> hex1:writedata
- wire [1:0] hex1_s1_translator_avalon_anti_slave_0_address; // hex1_s1_translator:av_address -> hex1:address
- wire hex1_s1_translator_avalon_anti_slave_0_chipselect; // hex1_s1_translator:av_chipselect -> hex1:chipselect
- wire hex1_s1_translator_avalon_anti_slave_0_write; // hex1_s1_translator:av_write -> hex1:write_n
- wire [31:0] hex1_s1_translator_avalon_anti_slave_0_readdata; // hex1:readdata -> hex1_s1_translator:av_readdata
- wire [31:0] hex2_s1_translator_avalon_anti_slave_0_writedata; // hex2_s1_translator:av_writedata -> hex2:writedata
- wire [1:0] hex2_s1_translator_avalon_anti_slave_0_address; // hex2_s1_translator:av_address -> hex2:address
- wire hex2_s1_translator_avalon_anti_slave_0_chipselect; // hex2_s1_translator:av_chipselect -> hex2:chipselect
- wire hex2_s1_translator_avalon_anti_slave_0_write; // hex2_s1_translator:av_write -> hex2:write_n
- wire [31:0] hex2_s1_translator_avalon_anti_slave_0_readdata; // hex2:readdata -> hex2_s1_translator:av_readdata
- wire [31:0] hex3_s1_translator_avalon_anti_slave_0_writedata; // hex3_s1_translator:av_writedata -> hex3:writedata
- wire [1:0] hex3_s1_translator_avalon_anti_slave_0_address; // hex3_s1_translator:av_address -> hex3:address
- wire hex3_s1_translator_avalon_anti_slave_0_chipselect; // hex3_s1_translator:av_chipselect -> hex3:chipselect
- wire hex3_s1_translator_avalon_anti_slave_0_write; // hex3_s1_translator:av_write -> hex3:write_n
- wire [31:0] hex3_s1_translator_avalon_anti_slave_0_readdata; // hex3:readdata -> hex3_s1_translator:av_readdata
- wire [31:0] hex4_s1_translator_avalon_anti_slave_0_writedata; // hex4_s1_translator:av_writedata -> hex4:writedata
- wire [1:0] hex4_s1_translator_avalon_anti_slave_0_address; // hex4_s1_translator:av_address -> hex4:address
- wire hex4_s1_translator_avalon_anti_slave_0_chipselect; // hex4_s1_translator:av_chipselect -> hex4:chipselect
- wire hex4_s1_translator_avalon_anti_slave_0_write; // hex4_s1_translator:av_write -> hex4:write_n
- wire [31:0] hex4_s1_translator_avalon_anti_slave_0_readdata; // hex4:readdata -> hex4_s1_translator:av_readdata
- wire [31:0] hex5_s1_translator_avalon_anti_slave_0_writedata; // hex5_s1_translator:av_writedata -> hex5:writedata
- wire [1:0] hex5_s1_translator_avalon_anti_slave_0_address; // hex5_s1_translator:av_address -> hex5:address
- wire hex5_s1_translator_avalon_anti_slave_0_chipselect; // hex5_s1_translator:av_chipselect -> hex5:chipselect
- wire hex5_s1_translator_avalon_anti_slave_0_write; // hex5_s1_translator:av_write -> hex5:write_n
- wire [31:0] hex5_s1_translator_avalon_anti_slave_0_readdata; // hex5:readdata -> hex5_s1_translator:av_readdata
- wire [31:0] hex6_s1_translator_avalon_anti_slave_0_writedata; // hex6_s1_translator:av_writedata -> hex6:writedata
- wire [1:0] hex6_s1_translator_avalon_anti_slave_0_address; // hex6_s1_translator:av_address -> hex6:address
- wire hex6_s1_translator_avalon_anti_slave_0_chipselect; // hex6_s1_translator:av_chipselect -> hex6:chipselect
- wire hex6_s1_translator_avalon_anti_slave_0_write; // hex6_s1_translator:av_write -> hex6:write_n
- wire [31:0] hex6_s1_translator_avalon_anti_slave_0_readdata; // hex6:readdata -> hex6_s1_translator:av_readdata
- wire [31:0] hex7_s1_translator_avalon_anti_slave_0_writedata; // hex7_s1_translator:av_writedata -> hex7:writedata
- wire [1:0] hex7_s1_translator_avalon_anti_slave_0_address; // hex7_s1_translator:av_address -> hex7:address
- wire hex7_s1_translator_avalon_anti_slave_0_chipselect; // hex7_s1_translator:av_chipselect -> hex7:chipselect
- wire hex7_s1_translator_avalon_anti_slave_0_write; // hex7_s1_translator:av_write -> hex7:write_n
- wire [31:0] hex7_s1_translator_avalon_anti_slave_0_readdata; // hex7:readdata -> hex7_s1_translator:av_readdata
- wire [7:0] lcd_16207_0_control_slave_translator_avalon_anti_slave_0_writedata; // lcd_16207_0_control_slave_translator:av_writedata -> lcd_16207_0:writedata
- wire [1:0] lcd_16207_0_control_slave_translator_avalon_anti_slave_0_address; // lcd_16207_0_control_slave_translator:av_address -> lcd_16207_0:address
- wire lcd_16207_0_control_slave_translator_avalon_anti_slave_0_write; // lcd_16207_0_control_slave_translator:av_write -> lcd_16207_0:write
- wire lcd_16207_0_control_slave_translator_avalon_anti_slave_0_read; // lcd_16207_0_control_slave_translator:av_read -> lcd_16207_0:read
- wire [7:0] lcd_16207_0_control_slave_translator_avalon_anti_slave_0_readdata; // lcd_16207_0:readdata -> lcd_16207_0_control_slave_translator:av_readdata
- wire lcd_16207_0_control_slave_translator_avalon_anti_slave_0_begintransfer; // lcd_16207_0_control_slave_translator:av_begintransfer -> lcd_16207_0:begintransfer
- wire [31:0] lcd_on_s1_translator_avalon_anti_slave_0_writedata; // lcd_on_s1_translator:av_writedata -> lcd_on:writedata
- wire [1:0] lcd_on_s1_translator_avalon_anti_slave_0_address; // lcd_on_s1_translator:av_address -> lcd_on:address
- wire lcd_on_s1_translator_avalon_anti_slave_0_chipselect; // lcd_on_s1_translator:av_chipselect -> lcd_on:chipselect
- wire lcd_on_s1_translator_avalon_anti_slave_0_write; // lcd_on_s1_translator:av_write -> lcd_on:write_n
- wire [31:0] lcd_on_s1_translator_avalon_anti_slave_0_readdata; // lcd_on:readdata -> lcd_on_s1_translator:av_readdata
- wire [31:0] lcd_blon_s1_translator_avalon_anti_slave_0_writedata; // lcd_blon_s1_translator:av_writedata -> lcd_blon:writedata
- wire [1:0] lcd_blon_s1_translator_avalon_anti_slave_0_address; // lcd_blon_s1_translator:av_address -> lcd_blon:address
- wire lcd_blon_s1_translator_avalon_anti_slave_0_chipselect; // lcd_blon_s1_translator:av_chipselect -> lcd_blon:chipselect
- wire lcd_blon_s1_translator_avalon_anti_slave_0_write; // lcd_blon_s1_translator:av_write -> lcd_blon:write_n
- wire [31:0] lcd_blon_s1_translator_avalon_anti_slave_0_readdata; // lcd_blon:readdata -> lcd_blon_s1_translator:av_readdata
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_waitrequest; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_waitrequest -> nios2_processor_instruction_master_translator:uav_waitrequest
- wire [2:0] nios2_processor_instruction_master_translator_avalon_universal_master_0_burstcount; // nios2_processor_instruction_master_translator:uav_burstcount -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_burstcount
- wire [31:0] nios2_processor_instruction_master_translator_avalon_universal_master_0_writedata; // nios2_processor_instruction_master_translator:uav_writedata -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_writedata
- wire [18:0] nios2_processor_instruction_master_translator_avalon_universal_master_0_address; // nios2_processor_instruction_master_translator:uav_address -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_address
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_lock; // nios2_processor_instruction_master_translator:uav_lock -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_lock
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_write; // nios2_processor_instruction_master_translator:uav_write -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_write
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_read; // nios2_processor_instruction_master_translator:uav_read -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_read
- wire [31:0] nios2_processor_instruction_master_translator_avalon_universal_master_0_readdata; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_readdata -> nios2_processor_instruction_master_translator:uav_readdata
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_debugaccess; // nios2_processor_instruction_master_translator:uav_debugaccess -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_debugaccess
- wire [3:0] nios2_processor_instruction_master_translator_avalon_universal_master_0_byteenable; // nios2_processor_instruction_master_translator:uav_byteenable -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_byteenable
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_readdatavalid; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> nios2_processor_instruction_master_translator:uav_readdatavalid
- wire nios2_processor_data_master_translator_avalon_universal_master_0_waitrequest; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_waitrequest -> nios2_processor_data_master_translator:uav_waitrequest
- wire [2:0] nios2_processor_data_master_translator_avalon_universal_master_0_burstcount; // nios2_processor_data_master_translator:uav_burstcount -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_burstcount
- wire [31:0] nios2_processor_data_master_translator_avalon_universal_master_0_writedata; // nios2_processor_data_master_translator:uav_writedata -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_writedata
- wire [18:0] nios2_processor_data_master_translator_avalon_universal_master_0_address; // nios2_processor_data_master_translator:uav_address -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_address
- wire nios2_processor_data_master_translator_avalon_universal_master_0_lock; // nios2_processor_data_master_translator:uav_lock -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_lock
- wire nios2_processor_data_master_translator_avalon_universal_master_0_write; // nios2_processor_data_master_translator:uav_write -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_write
- wire nios2_processor_data_master_translator_avalon_universal_master_0_read; // nios2_processor_data_master_translator:uav_read -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_read
- wire [31:0] nios2_processor_data_master_translator_avalon_universal_master_0_readdata; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_readdata -> nios2_processor_data_master_translator:uav_readdata
- wire nios2_processor_data_master_translator_avalon_universal_master_0_debugaccess; // nios2_processor_data_master_translator:uav_debugaccess -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_debugaccess
- wire [3:0] nios2_processor_data_master_translator_avalon_universal_master_0_byteenable; // nios2_processor_data_master_translator:uav_byteenable -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_byteenable
- wire nios2_processor_data_master_translator_avalon_universal_master_0_readdatavalid; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:av_readdatavalid -> nios2_processor_data_master_translator:uav_readdatavalid
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest; // nios2_processor_jtag_debug_module_translator:uav_waitrequest -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_burstcount -> nios2_processor_jtag_debug_module_translator:uav_burstcount
- wire [31:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_writedata -> nios2_processor_jtag_debug_module_translator:uav_writedata
- wire [18:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_address -> nios2_processor_jtag_debug_module_translator:uav_address
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_write -> nios2_processor_jtag_debug_module_translator:uav_write
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_lock -> nios2_processor_jtag_debug_module_translator:uav_lock
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_read -> nios2_processor_jtag_debug_module_translator:uav_read
- wire [31:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata; // nios2_processor_jtag_debug_module_translator:uav_readdata -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_readdata
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // nios2_processor_jtag_debug_module_translator:uav_readdatavalid -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_debugaccess -> nios2_processor_jtag_debug_module_translator:uav_debugaccess
- wire [3:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:m0_byteenable -> nios2_processor_jtag_debug_module_translator:uav_byteenable
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_source_valid -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_source_data -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rf_sink_ready -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // onchip_memory_s1_translator:uav_waitrequest -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> onchip_memory_s1_translator:uav_burstcount
- wire [31:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> onchip_memory_s1_translator:uav_writedata
- wire [18:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_address; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_address -> onchip_memory_s1_translator:uav_address
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_write; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_write -> onchip_memory_s1_translator:uav_write
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_lock; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_lock -> onchip_memory_s1_translator:uav_lock
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_read; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_read -> onchip_memory_s1_translator:uav_read
- wire [31:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // onchip_memory_s1_translator:uav_readdata -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // onchip_memory_s1_translator:uav_readdatavalid -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> onchip_memory_s1_translator:uav_debugaccess
- wire [3:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> onchip_memory_s1_translator:uav_byteenable
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire leds_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // LEDs_s1_translator:uav_waitrequest -> LEDs_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] leds_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> LEDs_s1_translator:uav_burstcount
- wire [31:0] leds_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> LEDs_s1_translator:uav_writedata
- wire [18:0] leds_s1_translator_avalon_universal_slave_0_agent_m0_address; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_address -> LEDs_s1_translator:uav_address
- wire leds_s1_translator_avalon_universal_slave_0_agent_m0_write; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_write -> LEDs_s1_translator:uav_write
- wire leds_s1_translator_avalon_universal_slave_0_agent_m0_lock; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_lock -> LEDs_s1_translator:uav_lock
- wire leds_s1_translator_avalon_universal_slave_0_agent_m0_read; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_read -> LEDs_s1_translator:uav_read
- wire [31:0] leds_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // LEDs_s1_translator:uav_readdata -> LEDs_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire leds_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // LEDs_s1_translator:uav_readdatavalid -> LEDs_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire leds_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> LEDs_s1_translator:uav_debugaccess
- wire [3:0] leds_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // LEDs_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> LEDs_s1_translator:uav_byteenable
- wire leds_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // LEDs_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire leds_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // LEDs_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire leds_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // LEDs_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] leds_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // LEDs_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire leds_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> LEDs_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> LEDs_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> LEDs_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> LEDs_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> LEDs_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // LEDs_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // LEDs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> LEDs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // LEDs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> LEDs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // LEDs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> LEDs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest; // jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_burstcount -> jtag_uart_avalon_jtag_slave_translator:uav_burstcount
- wire [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_writedata -> jtag_uart_avalon_jtag_slave_translator:uav_writedata
- wire [18:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_address -> jtag_uart_avalon_jtag_slave_translator:uav_address
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_write -> jtag_uart_avalon_jtag_slave_translator:uav_write
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_lock -> jtag_uart_avalon_jtag_slave_translator:uav_lock
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_read -> jtag_uart_avalon_jtag_slave_translator:uav_read
- wire [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata; // jtag_uart_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_readdata
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_debugaccess -> jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
- wire [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:m0_byteenable -> jtag_uart_avalon_jtag_slave_translator:uav_byteenable
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_valid -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_data -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rf_sink_ready -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // LEDRs_s1_translator:uav_waitrequest -> LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] ledrs_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> LEDRs_s1_translator:uav_burstcount
- wire [31:0] ledrs_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> LEDRs_s1_translator:uav_writedata
- wire [18:0] ledrs_s1_translator_avalon_universal_slave_0_agent_m0_address; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_address -> LEDRs_s1_translator:uav_address
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_m0_write; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_write -> LEDRs_s1_translator:uav_write
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_m0_lock; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_lock -> LEDRs_s1_translator:uav_lock
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_m0_read; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_read -> LEDRs_s1_translator:uav_read
- wire [31:0] ledrs_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // LEDRs_s1_translator:uav_readdata -> LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // LEDRs_s1_translator:uav_readdatavalid -> LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> LEDRs_s1_translator:uav_debugaccess
- wire [3:0] ledrs_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // LEDRs_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> LEDRs_s1_translator:uav_byteenable
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire switches_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // switches_s1_translator:uav_waitrequest -> switches_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] switches_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // switches_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> switches_s1_translator:uav_burstcount
- wire [31:0] switches_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // switches_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> switches_s1_translator:uav_writedata
- wire [18:0] switches_s1_translator_avalon_universal_slave_0_agent_m0_address; // switches_s1_translator_avalon_universal_slave_0_agent:m0_address -> switches_s1_translator:uav_address
- wire switches_s1_translator_avalon_universal_slave_0_agent_m0_write; // switches_s1_translator_avalon_universal_slave_0_agent:m0_write -> switches_s1_translator:uav_write
- wire switches_s1_translator_avalon_universal_slave_0_agent_m0_lock; // switches_s1_translator_avalon_universal_slave_0_agent:m0_lock -> switches_s1_translator:uav_lock
- wire switches_s1_translator_avalon_universal_slave_0_agent_m0_read; // switches_s1_translator_avalon_universal_slave_0_agent:m0_read -> switches_s1_translator:uav_read
- wire [31:0] switches_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // switches_s1_translator:uav_readdata -> switches_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire switches_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // switches_s1_translator:uav_readdatavalid -> switches_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire switches_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // switches_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> switches_s1_translator:uav_debugaccess
- wire [3:0] switches_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // switches_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> switches_s1_translator:uav_byteenable
- wire switches_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // switches_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire switches_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // switches_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire switches_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // switches_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] switches_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // switches_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire switches_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> switches_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // push_switches_s1_translator:uav_waitrequest -> push_switches_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] push_switches_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> push_switches_s1_translator:uav_burstcount
- wire [31:0] push_switches_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> push_switches_s1_translator:uav_writedata
- wire [18:0] push_switches_s1_translator_avalon_universal_slave_0_agent_m0_address; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_address -> push_switches_s1_translator:uav_address
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_m0_write; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_write -> push_switches_s1_translator:uav_write
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_m0_lock; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_lock -> push_switches_s1_translator:uav_lock
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_m0_read; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_read -> push_switches_s1_translator:uav_read
- wire [31:0] push_switches_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // push_switches_s1_translator:uav_readdata -> push_switches_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // push_switches_s1_translator:uav_readdatavalid -> push_switches_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> push_switches_s1_translator:uav_debugaccess
- wire [3:0] push_switches_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // push_switches_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> push_switches_s1_translator:uav_byteenable
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // push_switches_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // push_switches_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // push_switches_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // push_switches_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> push_switches_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> push_switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> push_switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> push_switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> push_switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // push_switches_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // push_switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> push_switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // push_switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> push_switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // push_switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> push_switches_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex0_s1_translator:uav_waitrequest -> hex0_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex0_s1_translator:uav_burstcount
- wire [31:0] hex0_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex0_s1_translator:uav_writedata
- wire [18:0] hex0_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex0_s1_translator:uav_address
- wire hex0_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex0_s1_translator:uav_write
- wire hex0_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex0_s1_translator:uav_lock
- wire hex0_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex0_s1_translator:uav_read
- wire [31:0] hex0_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex0_s1_translator:uav_readdata -> hex0_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex0_s1_translator:uav_readdatavalid -> hex0_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex0_s1_translator:uav_debugaccess
- wire [3:0] hex0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex0_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex0_s1_translator:uav_byteenable
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex0_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex0_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex0_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex0_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex0_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex0_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex0_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex0_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex0_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex0_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex0_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex0_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex0_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex0_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex0_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex0_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex1_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex1_s1_translator:uav_waitrequest -> hex1_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex1_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex1_s1_translator:uav_burstcount
- wire [31:0] hex1_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex1_s1_translator:uav_writedata
- wire [18:0] hex1_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex1_s1_translator:uav_address
- wire hex1_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex1_s1_translator:uav_write
- wire hex1_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex1_s1_translator:uav_lock
- wire hex1_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex1_s1_translator:uav_read
- wire [31:0] hex1_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex1_s1_translator:uav_readdata -> hex1_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex1_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex1_s1_translator:uav_readdatavalid -> hex1_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex1_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex1_s1_translator:uav_debugaccess
- wire [3:0] hex1_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex1_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex1_s1_translator:uav_byteenable
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex1_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex1_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex1_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex1_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex1_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex1_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex1_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex1_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex1_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex1_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex1_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex1_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex1_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex1_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex1_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex1_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex2_s1_translator:uav_waitrequest -> hex2_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex2_s1_translator:uav_burstcount
- wire [31:0] hex2_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex2_s1_translator:uav_writedata
- wire [18:0] hex2_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex2_s1_translator:uav_address
- wire hex2_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex2_s1_translator:uav_write
- wire hex2_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex2_s1_translator:uav_lock
- wire hex2_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex2_s1_translator:uav_read
- wire [31:0] hex2_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex2_s1_translator:uav_readdata -> hex2_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex2_s1_translator:uav_readdatavalid -> hex2_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex2_s1_translator:uav_debugaccess
- wire [3:0] hex2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex2_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex2_s1_translator:uav_byteenable
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex2_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex2_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex2_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex2_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex2_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex2_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex2_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex2_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex2_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex2_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex2_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex2_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex2_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex2_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex2_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex2_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex3_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex3_s1_translator:uav_waitrequest -> hex3_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex3_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex3_s1_translator:uav_burstcount
- wire [31:0] hex3_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex3_s1_translator:uav_writedata
- wire [18:0] hex3_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex3_s1_translator:uav_address
- wire hex3_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex3_s1_translator:uav_write
- wire hex3_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex3_s1_translator:uav_lock
- wire hex3_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex3_s1_translator:uav_read
- wire [31:0] hex3_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex3_s1_translator:uav_readdata -> hex3_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex3_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex3_s1_translator:uav_readdatavalid -> hex3_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex3_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex3_s1_translator:uav_debugaccess
- wire [3:0] hex3_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex3_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex3_s1_translator:uav_byteenable
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex3_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex3_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex3_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex3_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex3_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex3_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex3_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex3_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex3_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex3_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex3_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex3_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex3_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex3_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex3_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex3_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex4_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex4_s1_translator:uav_waitrequest -> hex4_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex4_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex4_s1_translator:uav_burstcount
- wire [31:0] hex4_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex4_s1_translator:uav_writedata
- wire [18:0] hex4_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex4_s1_translator:uav_address
- wire hex4_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex4_s1_translator:uav_write
- wire hex4_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex4_s1_translator:uav_lock
- wire hex4_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex4_s1_translator:uav_read
- wire [31:0] hex4_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex4_s1_translator:uav_readdata -> hex4_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex4_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex4_s1_translator:uav_readdatavalid -> hex4_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex4_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex4_s1_translator:uav_debugaccess
- wire [3:0] hex4_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex4_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex4_s1_translator:uav_byteenable
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex4_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex4_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex4_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex4_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex4_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex4_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex4_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex4_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex4_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex4_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex4_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex4_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex4_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex4_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex4_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex4_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex5_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex5_s1_translator:uav_waitrequest -> hex5_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex5_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex5_s1_translator:uav_burstcount
- wire [31:0] hex5_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex5_s1_translator:uav_writedata
- wire [18:0] hex5_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex5_s1_translator:uav_address
- wire hex5_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex5_s1_translator:uav_write
- wire hex5_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex5_s1_translator:uav_lock
- wire hex5_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex5_s1_translator:uav_read
- wire [31:0] hex5_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex5_s1_translator:uav_readdata -> hex5_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex5_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex5_s1_translator:uav_readdatavalid -> hex5_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex5_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex5_s1_translator:uav_debugaccess
- wire [3:0] hex5_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex5_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex5_s1_translator:uav_byteenable
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex5_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex5_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex5_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex5_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex5_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex5_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex5_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex5_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex5_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex5_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex5_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex5_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex5_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex5_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex5_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex5_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex6_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex6_s1_translator:uav_waitrequest -> hex6_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex6_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex6_s1_translator:uav_burstcount
- wire [31:0] hex6_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex6_s1_translator:uav_writedata
- wire [18:0] hex6_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex6_s1_translator:uav_address
- wire hex6_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex6_s1_translator:uav_write
- wire hex6_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex6_s1_translator:uav_lock
- wire hex6_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex6_s1_translator:uav_read
- wire [31:0] hex6_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex6_s1_translator:uav_readdata -> hex6_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex6_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex6_s1_translator:uav_readdatavalid -> hex6_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex6_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex6_s1_translator:uav_debugaccess
- wire [3:0] hex6_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex6_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex6_s1_translator:uav_byteenable
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex6_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex6_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex6_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex6_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex6_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex6_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex6_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex6_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex6_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex6_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex6_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex6_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex6_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex6_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex6_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex6_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire hex7_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // hex7_s1_translator:uav_waitrequest -> hex7_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] hex7_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> hex7_s1_translator:uav_burstcount
- wire [31:0] hex7_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> hex7_s1_translator:uav_writedata
- wire [18:0] hex7_s1_translator_avalon_universal_slave_0_agent_m0_address; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_address -> hex7_s1_translator:uav_address
- wire hex7_s1_translator_avalon_universal_slave_0_agent_m0_write; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_write -> hex7_s1_translator:uav_write
- wire hex7_s1_translator_avalon_universal_slave_0_agent_m0_lock; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_lock -> hex7_s1_translator:uav_lock
- wire hex7_s1_translator_avalon_universal_slave_0_agent_m0_read; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_read -> hex7_s1_translator:uav_read
- wire [31:0] hex7_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // hex7_s1_translator:uav_readdata -> hex7_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire hex7_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // hex7_s1_translator:uav_readdatavalid -> hex7_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire hex7_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> hex7_s1_translator:uav_debugaccess
- wire [3:0] hex7_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // hex7_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> hex7_s1_translator:uav_byteenable
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // hex7_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // hex7_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // hex7_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // hex7_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> hex7_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> hex7_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> hex7_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> hex7_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> hex7_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // hex7_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // hex7_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> hex7_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // hex7_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> hex7_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // hex7_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> hex7_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest; // lcd_16207_0_control_slave_translator:uav_waitrequest -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_burstcount -> lcd_16207_0_control_slave_translator:uav_burstcount
- wire [31:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_writedata -> lcd_16207_0_control_slave_translator:uav_writedata
- wire [18:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_address; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_address -> lcd_16207_0_control_slave_translator:uav_address
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_write; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_write -> lcd_16207_0_control_slave_translator:uav_write
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_lock; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_lock -> lcd_16207_0_control_slave_translator:uav_lock
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_read; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_read -> lcd_16207_0_control_slave_translator:uav_read
- wire [31:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata; // lcd_16207_0_control_slave_translator:uav_readdata -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_readdata
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // lcd_16207_0_control_slave_translator:uav_readdatavalid -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_debugaccess -> lcd_16207_0_control_slave_translator:uav_debugaccess
- wire [3:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:m0_byteenable -> lcd_16207_0_control_slave_translator:uav_byteenable
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_source_valid -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_source_data -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rf_sink_ready -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // lcd_on_s1_translator:uav_waitrequest -> lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> lcd_on_s1_translator:uav_burstcount
- wire [31:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> lcd_on_s1_translator:uav_writedata
- wire [18:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_address; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_address -> lcd_on_s1_translator:uav_address
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_write; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_write -> lcd_on_s1_translator:uav_write
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_lock; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_lock -> lcd_on_s1_translator:uav_lock
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_read; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_read -> lcd_on_s1_translator:uav_read
- wire [31:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // lcd_on_s1_translator:uav_readdata -> lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // lcd_on_s1_translator:uav_readdatavalid -> lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> lcd_on_s1_translator:uav_debugaccess
- wire [3:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // lcd_on_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> lcd_on_s1_translator:uav_byteenable
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest; // lcd_blon_s1_translator:uav_waitrequest -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_waitrequest
- wire [2:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_burstcount; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_burstcount -> lcd_blon_s1_translator:uav_burstcount
- wire [31:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_writedata; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_writedata -> lcd_blon_s1_translator:uav_writedata
- wire [18:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_address; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_address -> lcd_blon_s1_translator:uav_address
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_write; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_write -> lcd_blon_s1_translator:uav_write
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_lock; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_lock -> lcd_blon_s1_translator:uav_lock
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_read; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_read -> lcd_blon_s1_translator:uav_read
- wire [31:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_readdata; // lcd_blon_s1_translator:uav_readdata -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_readdata
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid; // lcd_blon_s1_translator:uav_readdatavalid -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_readdatavalid
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_debugaccess -> lcd_blon_s1_translator:uav_debugaccess
- wire [3:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_byteenable; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:m0_byteenable -> lcd_blon_s1_translator:uav_byteenable
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_source_endofpacket -> lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_valid; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_source_valid -> lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_valid
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_source_startofpacket -> lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
- wire [96:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_data; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_source_data -> lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_data
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_ready; // lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_source_ready
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket; // lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_sink_endofpacket
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid; // lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_sink_valid
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; // lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_sink_startofpacket
- wire [96:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data; // lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_data -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_sink_data
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rf_sink_ready -> lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:out_ready
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
- wire [33:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_data -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_data
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rdata_fifo_src_ready
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router:sink_endofpacket
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_valid; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router:sink_valid
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router:sink_startofpacket
- wire [95:0] nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_data; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router:sink_data
- wire nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_ready; // addr_router:sink_ready -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:cp_ready
- wire nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:cp_endofpacket -> addr_router_001:sink_endofpacket
- wire nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_valid; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:cp_valid -> addr_router_001:sink_valid
- wire nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:cp_startofpacket -> addr_router_001:sink_startofpacket
- wire [95:0] nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_data; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:cp_data -> addr_router_001:sink_data
- wire nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_ready; // addr_router_001:sink_ready -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:cp_ready
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router:sink_endofpacket
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rp_valid -> id_router:sink_valid
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router:sink_startofpacket
- wire [95:0] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rp_data -> id_router:sink_data
- wire nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready; // id_router:sink_ready -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:rp_ready
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_001:sink_endofpacket
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_valid; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_001:sink_valid
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_001:sink_startofpacket
- wire [95:0] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_data; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_001:sink_data
- wire onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_001:sink_ready -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire leds_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // LEDs_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_002:sink_endofpacket
- wire leds_s1_translator_avalon_universal_slave_0_agent_rp_valid; // LEDs_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_002:sink_valid
- wire leds_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // LEDs_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_002:sink_startofpacket
- wire [95:0] leds_s1_translator_avalon_universal_slave_0_agent_rp_data; // LEDs_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_002:sink_data
- wire leds_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_002:sink_ready -> LEDs_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_003:sink_endofpacket
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_003:sink_valid
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_003:sink_startofpacket
- wire [95:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_data -> id_router_003:sink_data
- wire jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_003:sink_ready -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:rp_ready
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_004:sink_endofpacket
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rp_valid; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_004:sink_valid
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_004:sink_startofpacket
- wire [95:0] ledrs_s1_translator_avalon_universal_slave_0_agent_rp_data; // LEDRs_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_004:sink_data
- wire ledrs_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_004:sink_ready -> LEDRs_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire switches_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // switches_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_005:sink_endofpacket
- wire switches_s1_translator_avalon_universal_slave_0_agent_rp_valid; // switches_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_005:sink_valid
- wire switches_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // switches_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_005:sink_startofpacket
- wire [95:0] switches_s1_translator_avalon_universal_slave_0_agent_rp_data; // switches_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_005:sink_data
- wire switches_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_005:sink_ready -> switches_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // push_switches_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_006:sink_endofpacket
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rp_valid; // push_switches_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_006:sink_valid
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // push_switches_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_006:sink_startofpacket
- wire [95:0] push_switches_s1_translator_avalon_universal_slave_0_agent_rp_data; // push_switches_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_006:sink_data
- wire push_switches_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_006:sink_ready -> push_switches_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex0_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_007:sink_endofpacket
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex0_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_007:sink_valid
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex0_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_007:sink_startofpacket
- wire [95:0] hex0_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex0_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_007:sink_data
- wire hex0_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_007:sink_ready -> hex0_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex1_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_008:sink_endofpacket
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex1_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_008:sink_valid
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex1_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_008:sink_startofpacket
- wire [95:0] hex1_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex1_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_008:sink_data
- wire hex1_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_008:sink_ready -> hex1_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex2_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_009:sink_endofpacket
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex2_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_009:sink_valid
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex2_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_009:sink_startofpacket
- wire [95:0] hex2_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex2_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_009:sink_data
- wire hex2_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_009:sink_ready -> hex2_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex3_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_010:sink_endofpacket
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex3_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_010:sink_valid
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex3_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_010:sink_startofpacket
- wire [95:0] hex3_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex3_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_010:sink_data
- wire hex3_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_010:sink_ready -> hex3_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex4_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_011:sink_endofpacket
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex4_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_011:sink_valid
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex4_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_011:sink_startofpacket
- wire [95:0] hex4_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex4_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_011:sink_data
- wire hex4_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_011:sink_ready -> hex4_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex5_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_012:sink_endofpacket
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex5_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_012:sink_valid
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex5_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_012:sink_startofpacket
- wire [95:0] hex5_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex5_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_012:sink_data
- wire hex5_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_012:sink_ready -> hex5_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex6_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_013:sink_endofpacket
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex6_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_013:sink_valid
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex6_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_013:sink_startofpacket
- wire [95:0] hex6_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex6_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_013:sink_data
- wire hex6_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_013:sink_ready -> hex6_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // hex7_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_014:sink_endofpacket
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rp_valid; // hex7_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_014:sink_valid
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // hex7_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_014:sink_startofpacket
- wire [95:0] hex7_s1_translator_avalon_universal_slave_0_agent_rp_data; // hex7_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_014:sink_data
- wire hex7_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_014:sink_ready -> hex7_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_015:sink_endofpacket
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_valid; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_015:sink_valid
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_015:sink_startofpacket
- wire [95:0] lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_data; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rp_data -> id_router_015:sink_data
- wire lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_015:sink_ready -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:rp_ready
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_016:sink_endofpacket
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_valid; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_016:sink_valid
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_016:sink_startofpacket
- wire [95:0] lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_data; // lcd_on_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_016:sink_data
- wire lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_016:sink_ready -> lcd_on_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rp_endofpacket -> id_router_017:sink_endofpacket
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_valid; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rp_valid -> id_router_017:sink_valid
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rp_startofpacket -> id_router_017:sink_startofpacket
- wire [95:0] lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_data; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:rp_data -> id_router_017:sink_data
- wire lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_ready; // id_router_017:sink_ready -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:rp_ready
- wire rst_controller_reset_out_reset; // rst_controller:reset_out -> [LEDRs:reset_n, LEDRs_s1_translator:reset, LEDRs_s1_translator_avalon_universal_slave_0_agent:reset, LEDRs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, LEDs:reset_n, LEDs_s1_translator:reset, LEDs_s1_translator_avalon_universal_slave_0_agent:reset, LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, addr_router:reset, addr_router_001:reset, cmd_xbar_demux:reset, cmd_xbar_demux_001:reset, cmd_xbar_mux:reset, cmd_xbar_mux_001:reset, hex0:reset_n, hex0_s1_translator:reset, hex0_s1_translator_avalon_universal_slave_0_agent:reset, hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex1:reset_n, hex1_s1_translator:reset, hex1_s1_translator_avalon_universal_slave_0_agent:reset, hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex2:reset_n, hex2_s1_translator:reset, hex2_s1_translator_avalon_universal_slave_0_agent:reset, hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex3:reset_n, hex3_s1_translator:reset, hex3_s1_translator_avalon_universal_slave_0_agent:reset, hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex4:reset_n, hex4_s1_translator:reset, hex4_s1_translator_avalon_universal_slave_0_agent:reset, hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex5:reset_n, hex5_s1_translator:reset, hex5_s1_translator_avalon_universal_slave_0_agent:reset, hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex6:reset_n, hex6_s1_translator:reset, hex6_s1_translator_avalon_universal_slave_0_agent:reset, hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, hex7:reset_n, hex7_s1_translator:reset, hex7_s1_translator_avalon_universal_slave_0_agent:reset, hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, id_router:reset, id_router_001:reset, id_router_002:reset, id_router_003:reset, id_router_004:reset, id_router_005:reset, id_router_006:reset, id_router_007:reset, id_router_008:reset, id_router_009:reset, id_router_010:reset, id_router_011:reset, id_router_012:reset, id_router_013:reset, id_router_014:reset, id_router_015:reset, id_router_016:reset, id_router_017:reset, irq_mapper:reset, jtag_uart:rst_n, jtag_uart_avalon_jtag_slave_translator:reset, jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:reset, jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, lcd_16207_0:reset_n, lcd_16207_0_control_slave_translator:reset, lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:reset, lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, lcd_blon:reset_n, lcd_blon_s1_translator:reset, lcd_blon_s1_translator_avalon_universal_slave_0_agent:reset, lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, lcd_on:reset_n, lcd_on_s1_translator:reset, lcd_on_s1_translator_avalon_universal_slave_0_agent:reset, lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, nios2_processor:reset_n, nios2_processor_data_master_translator:reset, nios2_processor_data_master_translator_avalon_universal_master_0_agent:reset, nios2_processor_instruction_master_translator:reset, nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:reset, nios2_processor_jtag_debug_module_translator:reset, nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:reset, nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, onchip_memory:reset, onchip_memory_s1_translator:reset, onchip_memory_s1_translator_avalon_universal_slave_0_agent:reset, onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, push_switches:reset_n, push_switches_s1_translator:reset, push_switches_s1_translator_avalon_universal_slave_0_agent:reset, push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset, rsp_xbar_demux:reset, rsp_xbar_demux_001:reset, rsp_xbar_demux_002:reset, rsp_xbar_demux_003:reset, rsp_xbar_demux_004:reset, rsp_xbar_demux_005:reset, rsp_xbar_demux_006:reset, rsp_xbar_demux_007:reset, rsp_xbar_demux_008:reset, rsp_xbar_demux_009:reset, rsp_xbar_demux_010:reset, rsp_xbar_demux_011:reset, rsp_xbar_demux_012:reset, rsp_xbar_demux_013:reset, rsp_xbar_demux_014:reset, rsp_xbar_demux_015:reset, rsp_xbar_demux_016:reset, rsp_xbar_demux_017:reset, rsp_xbar_mux:reset, rsp_xbar_mux_001:reset, switches:reset_n, switches_s1_translator:reset, switches_s1_translator_avalon_universal_slave_0_agent:reset, switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:reset]
- wire rst_controller_reset_out_reset_req; // rst_controller:reset_req -> onchip_memory:reset_req
- wire nios2_processor_jtag_debug_module_reset_reset; // nios2_processor:jtag_debug_module_resetrequest -> rst_controller:reset_in1
- wire cmd_xbar_demux_src0_endofpacket; // cmd_xbar_demux:src0_endofpacket -> cmd_xbar_mux:sink0_endofpacket
- wire cmd_xbar_demux_src0_valid; // cmd_xbar_demux:src0_valid -> cmd_xbar_mux:sink0_valid
- wire cmd_xbar_demux_src0_startofpacket; // cmd_xbar_demux:src0_startofpacket -> cmd_xbar_mux:sink0_startofpacket
- wire [95:0] cmd_xbar_demux_src0_data; // cmd_xbar_demux:src0_data -> cmd_xbar_mux:sink0_data
- wire [17:0] cmd_xbar_demux_src0_channel; // cmd_xbar_demux:src0_channel -> cmd_xbar_mux:sink0_channel
- wire cmd_xbar_demux_src0_ready; // cmd_xbar_mux:sink0_ready -> cmd_xbar_demux:src0_ready
- wire cmd_xbar_demux_src1_endofpacket; // cmd_xbar_demux:src1_endofpacket -> cmd_xbar_mux_001:sink0_endofpacket
- wire cmd_xbar_demux_src1_valid; // cmd_xbar_demux:src1_valid -> cmd_xbar_mux_001:sink0_valid
- wire cmd_xbar_demux_src1_startofpacket; // cmd_xbar_demux:src1_startofpacket -> cmd_xbar_mux_001:sink0_startofpacket
- wire [95:0] cmd_xbar_demux_src1_data; // cmd_xbar_demux:src1_data -> cmd_xbar_mux_001:sink0_data
- wire [17:0] cmd_xbar_demux_src1_channel; // cmd_xbar_demux:src1_channel -> cmd_xbar_mux_001:sink0_channel
- wire cmd_xbar_demux_src1_ready; // cmd_xbar_mux_001:sink0_ready -> cmd_xbar_demux:src1_ready
- wire cmd_xbar_demux_001_src0_endofpacket; // cmd_xbar_demux_001:src0_endofpacket -> cmd_xbar_mux:sink1_endofpacket
- wire cmd_xbar_demux_001_src0_valid; // cmd_xbar_demux_001:src0_valid -> cmd_xbar_mux:sink1_valid
- wire cmd_xbar_demux_001_src0_startofpacket; // cmd_xbar_demux_001:src0_startofpacket -> cmd_xbar_mux:sink1_startofpacket
- wire [95:0] cmd_xbar_demux_001_src0_data; // cmd_xbar_demux_001:src0_data -> cmd_xbar_mux:sink1_data
- wire [17:0] cmd_xbar_demux_001_src0_channel; // cmd_xbar_demux_001:src0_channel -> cmd_xbar_mux:sink1_channel
- wire cmd_xbar_demux_001_src0_ready; // cmd_xbar_mux:sink1_ready -> cmd_xbar_demux_001:src0_ready
- wire cmd_xbar_demux_001_src1_endofpacket; // cmd_xbar_demux_001:src1_endofpacket -> cmd_xbar_mux_001:sink1_endofpacket
- wire cmd_xbar_demux_001_src1_valid; // cmd_xbar_demux_001:src1_valid -> cmd_xbar_mux_001:sink1_valid
- wire cmd_xbar_demux_001_src1_startofpacket; // cmd_xbar_demux_001:src1_startofpacket -> cmd_xbar_mux_001:sink1_startofpacket
- wire [95:0] cmd_xbar_demux_001_src1_data; // cmd_xbar_demux_001:src1_data -> cmd_xbar_mux_001:sink1_data
- wire [17:0] cmd_xbar_demux_001_src1_channel; // cmd_xbar_demux_001:src1_channel -> cmd_xbar_mux_001:sink1_channel
- wire cmd_xbar_demux_001_src1_ready; // cmd_xbar_mux_001:sink1_ready -> cmd_xbar_demux_001:src1_ready
- wire cmd_xbar_demux_001_src2_endofpacket; // cmd_xbar_demux_001:src2_endofpacket -> LEDs_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src2_valid; // cmd_xbar_demux_001:src2_valid -> LEDs_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src2_startofpacket; // cmd_xbar_demux_001:src2_startofpacket -> LEDs_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src2_data; // cmd_xbar_demux_001:src2_data -> LEDs_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src2_channel; // cmd_xbar_demux_001:src2_channel -> LEDs_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src3_endofpacket; // cmd_xbar_demux_001:src3_endofpacket -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src3_valid; // cmd_xbar_demux_001:src3_valid -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src3_startofpacket; // cmd_xbar_demux_001:src3_startofpacket -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src3_data; // cmd_xbar_demux_001:src3_data -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src3_channel; // cmd_xbar_demux_001:src3_channel -> jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src4_endofpacket; // cmd_xbar_demux_001:src4_endofpacket -> LEDRs_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src4_valid; // cmd_xbar_demux_001:src4_valid -> LEDRs_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src4_startofpacket; // cmd_xbar_demux_001:src4_startofpacket -> LEDRs_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src4_data; // cmd_xbar_demux_001:src4_data -> LEDRs_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src4_channel; // cmd_xbar_demux_001:src4_channel -> LEDRs_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src5_endofpacket; // cmd_xbar_demux_001:src5_endofpacket -> switches_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src5_valid; // cmd_xbar_demux_001:src5_valid -> switches_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src5_startofpacket; // cmd_xbar_demux_001:src5_startofpacket -> switches_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src5_data; // cmd_xbar_demux_001:src5_data -> switches_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src5_channel; // cmd_xbar_demux_001:src5_channel -> switches_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src6_endofpacket; // cmd_xbar_demux_001:src6_endofpacket -> push_switches_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src6_valid; // cmd_xbar_demux_001:src6_valid -> push_switches_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src6_startofpacket; // cmd_xbar_demux_001:src6_startofpacket -> push_switches_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src6_data; // cmd_xbar_demux_001:src6_data -> push_switches_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src6_channel; // cmd_xbar_demux_001:src6_channel -> push_switches_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src7_endofpacket; // cmd_xbar_demux_001:src7_endofpacket -> hex0_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src7_valid; // cmd_xbar_demux_001:src7_valid -> hex0_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src7_startofpacket; // cmd_xbar_demux_001:src7_startofpacket -> hex0_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src7_data; // cmd_xbar_demux_001:src7_data -> hex0_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src7_channel; // cmd_xbar_demux_001:src7_channel -> hex0_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src8_endofpacket; // cmd_xbar_demux_001:src8_endofpacket -> hex1_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src8_valid; // cmd_xbar_demux_001:src8_valid -> hex1_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src8_startofpacket; // cmd_xbar_demux_001:src8_startofpacket -> hex1_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src8_data; // cmd_xbar_demux_001:src8_data -> hex1_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src8_channel; // cmd_xbar_demux_001:src8_channel -> hex1_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src9_endofpacket; // cmd_xbar_demux_001:src9_endofpacket -> hex2_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src9_valid; // cmd_xbar_demux_001:src9_valid -> hex2_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src9_startofpacket; // cmd_xbar_demux_001:src9_startofpacket -> hex2_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src9_data; // cmd_xbar_demux_001:src9_data -> hex2_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src9_channel; // cmd_xbar_demux_001:src9_channel -> hex2_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src10_endofpacket; // cmd_xbar_demux_001:src10_endofpacket -> hex3_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src10_valid; // cmd_xbar_demux_001:src10_valid -> hex3_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src10_startofpacket; // cmd_xbar_demux_001:src10_startofpacket -> hex3_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src10_data; // cmd_xbar_demux_001:src10_data -> hex3_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src10_channel; // cmd_xbar_demux_001:src10_channel -> hex3_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src11_endofpacket; // cmd_xbar_demux_001:src11_endofpacket -> hex4_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src11_valid; // cmd_xbar_demux_001:src11_valid -> hex4_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src11_startofpacket; // cmd_xbar_demux_001:src11_startofpacket -> hex4_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src11_data; // cmd_xbar_demux_001:src11_data -> hex4_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src11_channel; // cmd_xbar_demux_001:src11_channel -> hex4_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src12_endofpacket; // cmd_xbar_demux_001:src12_endofpacket -> hex5_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src12_valid; // cmd_xbar_demux_001:src12_valid -> hex5_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src12_startofpacket; // cmd_xbar_demux_001:src12_startofpacket -> hex5_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src12_data; // cmd_xbar_demux_001:src12_data -> hex5_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src12_channel; // cmd_xbar_demux_001:src12_channel -> hex5_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src13_endofpacket; // cmd_xbar_demux_001:src13_endofpacket -> hex6_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src13_valid; // cmd_xbar_demux_001:src13_valid -> hex6_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src13_startofpacket; // cmd_xbar_demux_001:src13_startofpacket -> hex6_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src13_data; // cmd_xbar_demux_001:src13_data -> hex6_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src13_channel; // cmd_xbar_demux_001:src13_channel -> hex6_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src14_endofpacket; // cmd_xbar_demux_001:src14_endofpacket -> hex7_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src14_valid; // cmd_xbar_demux_001:src14_valid -> hex7_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src14_startofpacket; // cmd_xbar_demux_001:src14_startofpacket -> hex7_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src14_data; // cmd_xbar_demux_001:src14_data -> hex7_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src14_channel; // cmd_xbar_demux_001:src14_channel -> hex7_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src15_endofpacket; // cmd_xbar_demux_001:src15_endofpacket -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src15_valid; // cmd_xbar_demux_001:src15_valid -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src15_startofpacket; // cmd_xbar_demux_001:src15_startofpacket -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src15_data; // cmd_xbar_demux_001:src15_data -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src15_channel; // cmd_xbar_demux_001:src15_channel -> lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src16_endofpacket; // cmd_xbar_demux_001:src16_endofpacket -> lcd_on_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src16_valid; // cmd_xbar_demux_001:src16_valid -> lcd_on_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src16_startofpacket; // cmd_xbar_demux_001:src16_startofpacket -> lcd_on_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src16_data; // cmd_xbar_demux_001:src16_data -> lcd_on_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src16_channel; // cmd_xbar_demux_001:src16_channel -> lcd_on_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_demux_001_src17_endofpacket; // cmd_xbar_demux_001:src17_endofpacket -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_demux_001_src17_valid; // cmd_xbar_demux_001:src17_valid -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_demux_001_src17_startofpacket; // cmd_xbar_demux_001:src17_startofpacket -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_demux_001_src17_data; // cmd_xbar_demux_001:src17_data -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_demux_001_src17_channel; // cmd_xbar_demux_001:src17_channel -> lcd_blon_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire rsp_xbar_demux_src0_endofpacket; // rsp_xbar_demux:src0_endofpacket -> rsp_xbar_mux:sink0_endofpacket
- wire rsp_xbar_demux_src0_valid; // rsp_xbar_demux:src0_valid -> rsp_xbar_mux:sink0_valid
- wire rsp_xbar_demux_src0_startofpacket; // rsp_xbar_demux:src0_startofpacket -> rsp_xbar_mux:sink0_startofpacket
- wire [95:0] rsp_xbar_demux_src0_data; // rsp_xbar_demux:src0_data -> rsp_xbar_mux:sink0_data
- wire [17:0] rsp_xbar_demux_src0_channel; // rsp_xbar_demux:src0_channel -> rsp_xbar_mux:sink0_channel
- wire rsp_xbar_demux_src0_ready; // rsp_xbar_mux:sink0_ready -> rsp_xbar_demux:src0_ready
- wire rsp_xbar_demux_src1_endofpacket; // rsp_xbar_demux:src1_endofpacket -> rsp_xbar_mux_001:sink0_endofpacket
- wire rsp_xbar_demux_src1_valid; // rsp_xbar_demux:src1_valid -> rsp_xbar_mux_001:sink0_valid
- wire rsp_xbar_demux_src1_startofpacket; // rsp_xbar_demux:src1_startofpacket -> rsp_xbar_mux_001:sink0_startofpacket
- wire [95:0] rsp_xbar_demux_src1_data; // rsp_xbar_demux:src1_data -> rsp_xbar_mux_001:sink0_data
- wire [17:0] rsp_xbar_demux_src1_channel; // rsp_xbar_demux:src1_channel -> rsp_xbar_mux_001:sink0_channel
- wire rsp_xbar_demux_src1_ready; // rsp_xbar_mux_001:sink0_ready -> rsp_xbar_demux:src1_ready
- wire rsp_xbar_demux_001_src0_endofpacket; // rsp_xbar_demux_001:src0_endofpacket -> rsp_xbar_mux:sink1_endofpacket
- wire rsp_xbar_demux_001_src0_valid; // rsp_xbar_demux_001:src0_valid -> rsp_xbar_mux:sink1_valid
- wire rsp_xbar_demux_001_src0_startofpacket; // rsp_xbar_demux_001:src0_startofpacket -> rsp_xbar_mux:sink1_startofpacket
- wire [95:0] rsp_xbar_demux_001_src0_data; // rsp_xbar_demux_001:src0_data -> rsp_xbar_mux:sink1_data
- wire [17:0] rsp_xbar_demux_001_src0_channel; // rsp_xbar_demux_001:src0_channel -> rsp_xbar_mux:sink1_channel
- wire rsp_xbar_demux_001_src0_ready; // rsp_xbar_mux:sink1_ready -> rsp_xbar_demux_001:src0_ready
- wire rsp_xbar_demux_001_src1_endofpacket; // rsp_xbar_demux_001:src1_endofpacket -> rsp_xbar_mux_001:sink1_endofpacket
- wire rsp_xbar_demux_001_src1_valid; // rsp_xbar_demux_001:src1_valid -> rsp_xbar_mux_001:sink1_valid
- wire rsp_xbar_demux_001_src1_startofpacket; // rsp_xbar_demux_001:src1_startofpacket -> rsp_xbar_mux_001:sink1_startofpacket
- wire [95:0] rsp_xbar_demux_001_src1_data; // rsp_xbar_demux_001:src1_data -> rsp_xbar_mux_001:sink1_data
- wire [17:0] rsp_xbar_demux_001_src1_channel; // rsp_xbar_demux_001:src1_channel -> rsp_xbar_mux_001:sink1_channel
- wire rsp_xbar_demux_001_src1_ready; // rsp_xbar_mux_001:sink1_ready -> rsp_xbar_demux_001:src1_ready
- wire rsp_xbar_demux_002_src0_endofpacket; // rsp_xbar_demux_002:src0_endofpacket -> rsp_xbar_mux_001:sink2_endofpacket
- wire rsp_xbar_demux_002_src0_valid; // rsp_xbar_demux_002:src0_valid -> rsp_xbar_mux_001:sink2_valid
- wire rsp_xbar_demux_002_src0_startofpacket; // rsp_xbar_demux_002:src0_startofpacket -> rsp_xbar_mux_001:sink2_startofpacket
- wire [95:0] rsp_xbar_demux_002_src0_data; // rsp_xbar_demux_002:src0_data -> rsp_xbar_mux_001:sink2_data
- wire [17:0] rsp_xbar_demux_002_src0_channel; // rsp_xbar_demux_002:src0_channel -> rsp_xbar_mux_001:sink2_channel
- wire rsp_xbar_demux_002_src0_ready; // rsp_xbar_mux_001:sink2_ready -> rsp_xbar_demux_002:src0_ready
- wire rsp_xbar_demux_003_src0_endofpacket; // rsp_xbar_demux_003:src0_endofpacket -> rsp_xbar_mux_001:sink3_endofpacket
- wire rsp_xbar_demux_003_src0_valid; // rsp_xbar_demux_003:src0_valid -> rsp_xbar_mux_001:sink3_valid
- wire rsp_xbar_demux_003_src0_startofpacket; // rsp_xbar_demux_003:src0_startofpacket -> rsp_xbar_mux_001:sink3_startofpacket
- wire [95:0] rsp_xbar_demux_003_src0_data; // rsp_xbar_demux_003:src0_data -> rsp_xbar_mux_001:sink3_data
- wire [17:0] rsp_xbar_demux_003_src0_channel; // rsp_xbar_demux_003:src0_channel -> rsp_xbar_mux_001:sink3_channel
- wire rsp_xbar_demux_003_src0_ready; // rsp_xbar_mux_001:sink3_ready -> rsp_xbar_demux_003:src0_ready
- wire rsp_xbar_demux_004_src0_endofpacket; // rsp_xbar_demux_004:src0_endofpacket -> rsp_xbar_mux_001:sink4_endofpacket
- wire rsp_xbar_demux_004_src0_valid; // rsp_xbar_demux_004:src0_valid -> rsp_xbar_mux_001:sink4_valid
- wire rsp_xbar_demux_004_src0_startofpacket; // rsp_xbar_demux_004:src0_startofpacket -> rsp_xbar_mux_001:sink4_startofpacket
- wire [95:0] rsp_xbar_demux_004_src0_data; // rsp_xbar_demux_004:src0_data -> rsp_xbar_mux_001:sink4_data
- wire [17:0] rsp_xbar_demux_004_src0_channel; // rsp_xbar_demux_004:src0_channel -> rsp_xbar_mux_001:sink4_channel
- wire rsp_xbar_demux_004_src0_ready; // rsp_xbar_mux_001:sink4_ready -> rsp_xbar_demux_004:src0_ready
- wire rsp_xbar_demux_005_src0_endofpacket; // rsp_xbar_demux_005:src0_endofpacket -> rsp_xbar_mux_001:sink5_endofpacket
- wire rsp_xbar_demux_005_src0_valid; // rsp_xbar_demux_005:src0_valid -> rsp_xbar_mux_001:sink5_valid
- wire rsp_xbar_demux_005_src0_startofpacket; // rsp_xbar_demux_005:src0_startofpacket -> rsp_xbar_mux_001:sink5_startofpacket
- wire [95:0] rsp_xbar_demux_005_src0_data; // rsp_xbar_demux_005:src0_data -> rsp_xbar_mux_001:sink5_data
- wire [17:0] rsp_xbar_demux_005_src0_channel; // rsp_xbar_demux_005:src0_channel -> rsp_xbar_mux_001:sink5_channel
- wire rsp_xbar_demux_005_src0_ready; // rsp_xbar_mux_001:sink5_ready -> rsp_xbar_demux_005:src0_ready
- wire rsp_xbar_demux_006_src0_endofpacket; // rsp_xbar_demux_006:src0_endofpacket -> rsp_xbar_mux_001:sink6_endofpacket
- wire rsp_xbar_demux_006_src0_valid; // rsp_xbar_demux_006:src0_valid -> rsp_xbar_mux_001:sink6_valid
- wire rsp_xbar_demux_006_src0_startofpacket; // rsp_xbar_demux_006:src0_startofpacket -> rsp_xbar_mux_001:sink6_startofpacket
- wire [95:0] rsp_xbar_demux_006_src0_data; // rsp_xbar_demux_006:src0_data -> rsp_xbar_mux_001:sink6_data
- wire [17:0] rsp_xbar_demux_006_src0_channel; // rsp_xbar_demux_006:src0_channel -> rsp_xbar_mux_001:sink6_channel
- wire rsp_xbar_demux_006_src0_ready; // rsp_xbar_mux_001:sink6_ready -> rsp_xbar_demux_006:src0_ready
- wire rsp_xbar_demux_007_src0_endofpacket; // rsp_xbar_demux_007:src0_endofpacket -> rsp_xbar_mux_001:sink7_endofpacket
- wire rsp_xbar_demux_007_src0_valid; // rsp_xbar_demux_007:src0_valid -> rsp_xbar_mux_001:sink7_valid
- wire rsp_xbar_demux_007_src0_startofpacket; // rsp_xbar_demux_007:src0_startofpacket -> rsp_xbar_mux_001:sink7_startofpacket
- wire [95:0] rsp_xbar_demux_007_src0_data; // rsp_xbar_demux_007:src0_data -> rsp_xbar_mux_001:sink7_data
- wire [17:0] rsp_xbar_demux_007_src0_channel; // rsp_xbar_demux_007:src0_channel -> rsp_xbar_mux_001:sink7_channel
- wire rsp_xbar_demux_007_src0_ready; // rsp_xbar_mux_001:sink7_ready -> rsp_xbar_demux_007:src0_ready
- wire rsp_xbar_demux_008_src0_endofpacket; // rsp_xbar_demux_008:src0_endofpacket -> rsp_xbar_mux_001:sink8_endofpacket
- wire rsp_xbar_demux_008_src0_valid; // rsp_xbar_demux_008:src0_valid -> rsp_xbar_mux_001:sink8_valid
- wire rsp_xbar_demux_008_src0_startofpacket; // rsp_xbar_demux_008:src0_startofpacket -> rsp_xbar_mux_001:sink8_startofpacket
- wire [95:0] rsp_xbar_demux_008_src0_data; // rsp_xbar_demux_008:src0_data -> rsp_xbar_mux_001:sink8_data
- wire [17:0] rsp_xbar_demux_008_src0_channel; // rsp_xbar_demux_008:src0_channel -> rsp_xbar_mux_001:sink8_channel
- wire rsp_xbar_demux_008_src0_ready; // rsp_xbar_mux_001:sink8_ready -> rsp_xbar_demux_008:src0_ready
- wire rsp_xbar_demux_009_src0_endofpacket; // rsp_xbar_demux_009:src0_endofpacket -> rsp_xbar_mux_001:sink9_endofpacket
- wire rsp_xbar_demux_009_src0_valid; // rsp_xbar_demux_009:src0_valid -> rsp_xbar_mux_001:sink9_valid
- wire rsp_xbar_demux_009_src0_startofpacket; // rsp_xbar_demux_009:src0_startofpacket -> rsp_xbar_mux_001:sink9_startofpacket
- wire [95:0] rsp_xbar_demux_009_src0_data; // rsp_xbar_demux_009:src0_data -> rsp_xbar_mux_001:sink9_data
- wire [17:0] rsp_xbar_demux_009_src0_channel; // rsp_xbar_demux_009:src0_channel -> rsp_xbar_mux_001:sink9_channel
- wire rsp_xbar_demux_009_src0_ready; // rsp_xbar_mux_001:sink9_ready -> rsp_xbar_demux_009:src0_ready
- wire rsp_xbar_demux_010_src0_endofpacket; // rsp_xbar_demux_010:src0_endofpacket -> rsp_xbar_mux_001:sink10_endofpacket
- wire rsp_xbar_demux_010_src0_valid; // rsp_xbar_demux_010:src0_valid -> rsp_xbar_mux_001:sink10_valid
- wire rsp_xbar_demux_010_src0_startofpacket; // rsp_xbar_demux_010:src0_startofpacket -> rsp_xbar_mux_001:sink10_startofpacket
- wire [95:0] rsp_xbar_demux_010_src0_data; // rsp_xbar_demux_010:src0_data -> rsp_xbar_mux_001:sink10_data
- wire [17:0] rsp_xbar_demux_010_src0_channel; // rsp_xbar_demux_010:src0_channel -> rsp_xbar_mux_001:sink10_channel
- wire rsp_xbar_demux_010_src0_ready; // rsp_xbar_mux_001:sink10_ready -> rsp_xbar_demux_010:src0_ready
- wire rsp_xbar_demux_011_src0_endofpacket; // rsp_xbar_demux_011:src0_endofpacket -> rsp_xbar_mux_001:sink11_endofpacket
- wire rsp_xbar_demux_011_src0_valid; // rsp_xbar_demux_011:src0_valid -> rsp_xbar_mux_001:sink11_valid
- wire rsp_xbar_demux_011_src0_startofpacket; // rsp_xbar_demux_011:src0_startofpacket -> rsp_xbar_mux_001:sink11_startofpacket
- wire [95:0] rsp_xbar_demux_011_src0_data; // rsp_xbar_demux_011:src0_data -> rsp_xbar_mux_001:sink11_data
- wire [17:0] rsp_xbar_demux_011_src0_channel; // rsp_xbar_demux_011:src0_channel -> rsp_xbar_mux_001:sink11_channel
- wire rsp_xbar_demux_011_src0_ready; // rsp_xbar_mux_001:sink11_ready -> rsp_xbar_demux_011:src0_ready
- wire rsp_xbar_demux_012_src0_endofpacket; // rsp_xbar_demux_012:src0_endofpacket -> rsp_xbar_mux_001:sink12_endofpacket
- wire rsp_xbar_demux_012_src0_valid; // rsp_xbar_demux_012:src0_valid -> rsp_xbar_mux_001:sink12_valid
- wire rsp_xbar_demux_012_src0_startofpacket; // rsp_xbar_demux_012:src0_startofpacket -> rsp_xbar_mux_001:sink12_startofpacket
- wire [95:0] rsp_xbar_demux_012_src0_data; // rsp_xbar_demux_012:src0_data -> rsp_xbar_mux_001:sink12_data
- wire [17:0] rsp_xbar_demux_012_src0_channel; // rsp_xbar_demux_012:src0_channel -> rsp_xbar_mux_001:sink12_channel
- wire rsp_xbar_demux_012_src0_ready; // rsp_xbar_mux_001:sink12_ready -> rsp_xbar_demux_012:src0_ready
- wire rsp_xbar_demux_013_src0_endofpacket; // rsp_xbar_demux_013:src0_endofpacket -> rsp_xbar_mux_001:sink13_endofpacket
- wire rsp_xbar_demux_013_src0_valid; // rsp_xbar_demux_013:src0_valid -> rsp_xbar_mux_001:sink13_valid
- wire rsp_xbar_demux_013_src0_startofpacket; // rsp_xbar_demux_013:src0_startofpacket -> rsp_xbar_mux_001:sink13_startofpacket
- wire [95:0] rsp_xbar_demux_013_src0_data; // rsp_xbar_demux_013:src0_data -> rsp_xbar_mux_001:sink13_data
- wire [17:0] rsp_xbar_demux_013_src0_channel; // rsp_xbar_demux_013:src0_channel -> rsp_xbar_mux_001:sink13_channel
- wire rsp_xbar_demux_013_src0_ready; // rsp_xbar_mux_001:sink13_ready -> rsp_xbar_demux_013:src0_ready
- wire rsp_xbar_demux_014_src0_endofpacket; // rsp_xbar_demux_014:src0_endofpacket -> rsp_xbar_mux_001:sink14_endofpacket
- wire rsp_xbar_demux_014_src0_valid; // rsp_xbar_demux_014:src0_valid -> rsp_xbar_mux_001:sink14_valid
- wire rsp_xbar_demux_014_src0_startofpacket; // rsp_xbar_demux_014:src0_startofpacket -> rsp_xbar_mux_001:sink14_startofpacket
- wire [95:0] rsp_xbar_demux_014_src0_data; // rsp_xbar_demux_014:src0_data -> rsp_xbar_mux_001:sink14_data
- wire [17:0] rsp_xbar_demux_014_src0_channel; // rsp_xbar_demux_014:src0_channel -> rsp_xbar_mux_001:sink14_channel
- wire rsp_xbar_demux_014_src0_ready; // rsp_xbar_mux_001:sink14_ready -> rsp_xbar_demux_014:src0_ready
- wire rsp_xbar_demux_015_src0_endofpacket; // rsp_xbar_demux_015:src0_endofpacket -> rsp_xbar_mux_001:sink15_endofpacket
- wire rsp_xbar_demux_015_src0_valid; // rsp_xbar_demux_015:src0_valid -> rsp_xbar_mux_001:sink15_valid
- wire rsp_xbar_demux_015_src0_startofpacket; // rsp_xbar_demux_015:src0_startofpacket -> rsp_xbar_mux_001:sink15_startofpacket
- wire [95:0] rsp_xbar_demux_015_src0_data; // rsp_xbar_demux_015:src0_data -> rsp_xbar_mux_001:sink15_data
- wire [17:0] rsp_xbar_demux_015_src0_channel; // rsp_xbar_demux_015:src0_channel -> rsp_xbar_mux_001:sink15_channel
- wire rsp_xbar_demux_015_src0_ready; // rsp_xbar_mux_001:sink15_ready -> rsp_xbar_demux_015:src0_ready
- wire rsp_xbar_demux_016_src0_endofpacket; // rsp_xbar_demux_016:src0_endofpacket -> rsp_xbar_mux_001:sink16_endofpacket
- wire rsp_xbar_demux_016_src0_valid; // rsp_xbar_demux_016:src0_valid -> rsp_xbar_mux_001:sink16_valid
- wire rsp_xbar_demux_016_src0_startofpacket; // rsp_xbar_demux_016:src0_startofpacket -> rsp_xbar_mux_001:sink16_startofpacket
- wire [95:0] rsp_xbar_demux_016_src0_data; // rsp_xbar_demux_016:src0_data -> rsp_xbar_mux_001:sink16_data
- wire [17:0] rsp_xbar_demux_016_src0_channel; // rsp_xbar_demux_016:src0_channel -> rsp_xbar_mux_001:sink16_channel
- wire rsp_xbar_demux_016_src0_ready; // rsp_xbar_mux_001:sink16_ready -> rsp_xbar_demux_016:src0_ready
- wire rsp_xbar_demux_017_src0_endofpacket; // rsp_xbar_demux_017:src0_endofpacket -> rsp_xbar_mux_001:sink17_endofpacket
- wire rsp_xbar_demux_017_src0_valid; // rsp_xbar_demux_017:src0_valid -> rsp_xbar_mux_001:sink17_valid
- wire rsp_xbar_demux_017_src0_startofpacket; // rsp_xbar_demux_017:src0_startofpacket -> rsp_xbar_mux_001:sink17_startofpacket
- wire [95:0] rsp_xbar_demux_017_src0_data; // rsp_xbar_demux_017:src0_data -> rsp_xbar_mux_001:sink17_data
- wire [17:0] rsp_xbar_demux_017_src0_channel; // rsp_xbar_demux_017:src0_channel -> rsp_xbar_mux_001:sink17_channel
- wire rsp_xbar_demux_017_src0_ready; // rsp_xbar_mux_001:sink17_ready -> rsp_xbar_demux_017:src0_ready
- wire addr_router_src_endofpacket; // addr_router:src_endofpacket -> cmd_xbar_demux:sink_endofpacket
- wire addr_router_src_valid; // addr_router:src_valid -> cmd_xbar_demux:sink_valid
- wire addr_router_src_startofpacket; // addr_router:src_startofpacket -> cmd_xbar_demux:sink_startofpacket
- wire [95:0] addr_router_src_data; // addr_router:src_data -> cmd_xbar_demux:sink_data
- wire [17:0] addr_router_src_channel; // addr_router:src_channel -> cmd_xbar_demux:sink_channel
- wire addr_router_src_ready; // cmd_xbar_demux:sink_ready -> addr_router:src_ready
- wire rsp_xbar_mux_src_endofpacket; // rsp_xbar_mux:src_endofpacket -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:rp_endofpacket
- wire rsp_xbar_mux_src_valid; // rsp_xbar_mux:src_valid -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:rp_valid
- wire rsp_xbar_mux_src_startofpacket; // rsp_xbar_mux:src_startofpacket -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:rp_startofpacket
- wire [95:0] rsp_xbar_mux_src_data; // rsp_xbar_mux:src_data -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:rp_data
- wire [17:0] rsp_xbar_mux_src_channel; // rsp_xbar_mux:src_channel -> nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:rp_channel
- wire rsp_xbar_mux_src_ready; // nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:rp_ready -> rsp_xbar_mux:src_ready
- wire addr_router_001_src_endofpacket; // addr_router_001:src_endofpacket -> cmd_xbar_demux_001:sink_endofpacket
- wire addr_router_001_src_valid; // addr_router_001:src_valid -> cmd_xbar_demux_001:sink_valid
- wire addr_router_001_src_startofpacket; // addr_router_001:src_startofpacket -> cmd_xbar_demux_001:sink_startofpacket
- wire [95:0] addr_router_001_src_data; // addr_router_001:src_data -> cmd_xbar_demux_001:sink_data
- wire [17:0] addr_router_001_src_channel; // addr_router_001:src_channel -> cmd_xbar_demux_001:sink_channel
- wire addr_router_001_src_ready; // cmd_xbar_demux_001:sink_ready -> addr_router_001:src_ready
- wire rsp_xbar_mux_001_src_endofpacket; // rsp_xbar_mux_001:src_endofpacket -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:rp_endofpacket
- wire rsp_xbar_mux_001_src_valid; // rsp_xbar_mux_001:src_valid -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:rp_valid
- wire rsp_xbar_mux_001_src_startofpacket; // rsp_xbar_mux_001:src_startofpacket -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:rp_startofpacket
- wire [95:0] rsp_xbar_mux_001_src_data; // rsp_xbar_mux_001:src_data -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:rp_data
- wire [17:0] rsp_xbar_mux_001_src_channel; // rsp_xbar_mux_001:src_channel -> nios2_processor_data_master_translator_avalon_universal_master_0_agent:rp_channel
- wire rsp_xbar_mux_001_src_ready; // nios2_processor_data_master_translator_avalon_universal_master_0_agent:rp_ready -> rsp_xbar_mux_001:src_ready
- wire cmd_xbar_mux_src_endofpacket; // cmd_xbar_mux:src_endofpacket -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_mux_src_valid; // cmd_xbar_mux:src_valid -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_mux_src_startofpacket; // cmd_xbar_mux:src_startofpacket -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_mux_src_data; // cmd_xbar_mux:src_data -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_mux_src_channel; // cmd_xbar_mux:src_channel -> nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_mux_src_ready; // nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux:src_ready
- wire id_router_src_endofpacket; // id_router:src_endofpacket -> rsp_xbar_demux:sink_endofpacket
- wire id_router_src_valid; // id_router:src_valid -> rsp_xbar_demux:sink_valid
- wire id_router_src_startofpacket; // id_router:src_startofpacket -> rsp_xbar_demux:sink_startofpacket
- wire [95:0] id_router_src_data; // id_router:src_data -> rsp_xbar_demux:sink_data
- wire [17:0] id_router_src_channel; // id_router:src_channel -> rsp_xbar_demux:sink_channel
- wire id_router_src_ready; // rsp_xbar_demux:sink_ready -> id_router:src_ready
- wire cmd_xbar_mux_001_src_endofpacket; // cmd_xbar_mux_001:src_endofpacket -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:cp_endofpacket
- wire cmd_xbar_mux_001_src_valid; // cmd_xbar_mux_001:src_valid -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:cp_valid
- wire cmd_xbar_mux_001_src_startofpacket; // cmd_xbar_mux_001:src_startofpacket -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:cp_startofpacket
- wire [95:0] cmd_xbar_mux_001_src_data; // cmd_xbar_mux_001:src_data -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:cp_data
- wire [17:0] cmd_xbar_mux_001_src_channel; // cmd_xbar_mux_001:src_channel -> onchip_memory_s1_translator_avalon_universal_slave_0_agent:cp_channel
- wire cmd_xbar_mux_001_src_ready; // onchip_memory_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_mux_001:src_ready
- wire id_router_001_src_endofpacket; // id_router_001:src_endofpacket -> rsp_xbar_demux_001:sink_endofpacket
- wire id_router_001_src_valid; // id_router_001:src_valid -> rsp_xbar_demux_001:sink_valid
- wire id_router_001_src_startofpacket; // id_router_001:src_startofpacket -> rsp_xbar_demux_001:sink_startofpacket
- wire [95:0] id_router_001_src_data; // id_router_001:src_data -> rsp_xbar_demux_001:sink_data
- wire [17:0] id_router_001_src_channel; // id_router_001:src_channel -> rsp_xbar_demux_001:sink_channel
- wire id_router_001_src_ready; // rsp_xbar_demux_001:sink_ready -> id_router_001:src_ready
- wire cmd_xbar_demux_001_src2_ready; // LEDs_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src2_ready
- wire id_router_002_src_endofpacket; // id_router_002:src_endofpacket -> rsp_xbar_demux_002:sink_endofpacket
- wire id_router_002_src_valid; // id_router_002:src_valid -> rsp_xbar_demux_002:sink_valid
- wire id_router_002_src_startofpacket; // id_router_002:src_startofpacket -> rsp_xbar_demux_002:sink_startofpacket
- wire [95:0] id_router_002_src_data; // id_router_002:src_data -> rsp_xbar_demux_002:sink_data
- wire [17:0] id_router_002_src_channel; // id_router_002:src_channel -> rsp_xbar_demux_002:sink_channel
- wire id_router_002_src_ready; // rsp_xbar_demux_002:sink_ready -> id_router_002:src_ready
- wire cmd_xbar_demux_001_src3_ready; // jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src3_ready
- wire id_router_003_src_endofpacket; // id_router_003:src_endofpacket -> rsp_xbar_demux_003:sink_endofpacket
- wire id_router_003_src_valid; // id_router_003:src_valid -> rsp_xbar_demux_003:sink_valid
- wire id_router_003_src_startofpacket; // id_router_003:src_startofpacket -> rsp_xbar_demux_003:sink_startofpacket
- wire [95:0] id_router_003_src_data; // id_router_003:src_data -> rsp_xbar_demux_003:sink_data
- wire [17:0] id_router_003_src_channel; // id_router_003:src_channel -> rsp_xbar_demux_003:sink_channel
- wire id_router_003_src_ready; // rsp_xbar_demux_003:sink_ready -> id_router_003:src_ready
- wire cmd_xbar_demux_001_src4_ready; // LEDRs_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src4_ready
- wire id_router_004_src_endofpacket; // id_router_004:src_endofpacket -> rsp_xbar_demux_004:sink_endofpacket
- wire id_router_004_src_valid; // id_router_004:src_valid -> rsp_xbar_demux_004:sink_valid
- wire id_router_004_src_startofpacket; // id_router_004:src_startofpacket -> rsp_xbar_demux_004:sink_startofpacket
- wire [95:0] id_router_004_src_data; // id_router_004:src_data -> rsp_xbar_demux_004:sink_data
- wire [17:0] id_router_004_src_channel; // id_router_004:src_channel -> rsp_xbar_demux_004:sink_channel
- wire id_router_004_src_ready; // rsp_xbar_demux_004:sink_ready -> id_router_004:src_ready
- wire cmd_xbar_demux_001_src5_ready; // switches_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src5_ready
- wire id_router_005_src_endofpacket; // id_router_005:src_endofpacket -> rsp_xbar_demux_005:sink_endofpacket
- wire id_router_005_src_valid; // id_router_005:src_valid -> rsp_xbar_demux_005:sink_valid
- wire id_router_005_src_startofpacket; // id_router_005:src_startofpacket -> rsp_xbar_demux_005:sink_startofpacket
- wire [95:0] id_router_005_src_data; // id_router_005:src_data -> rsp_xbar_demux_005:sink_data
- wire [17:0] id_router_005_src_channel; // id_router_005:src_channel -> rsp_xbar_demux_005:sink_channel
- wire id_router_005_src_ready; // rsp_xbar_demux_005:sink_ready -> id_router_005:src_ready
- wire cmd_xbar_demux_001_src6_ready; // push_switches_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src6_ready
- wire id_router_006_src_endofpacket; // id_router_006:src_endofpacket -> rsp_xbar_demux_006:sink_endofpacket
- wire id_router_006_src_valid; // id_router_006:src_valid -> rsp_xbar_demux_006:sink_valid
- wire id_router_006_src_startofpacket; // id_router_006:src_startofpacket -> rsp_xbar_demux_006:sink_startofpacket
- wire [95:0] id_router_006_src_data; // id_router_006:src_data -> rsp_xbar_demux_006:sink_data
- wire [17:0] id_router_006_src_channel; // id_router_006:src_channel -> rsp_xbar_demux_006:sink_channel
- wire id_router_006_src_ready; // rsp_xbar_demux_006:sink_ready -> id_router_006:src_ready
- wire cmd_xbar_demux_001_src7_ready; // hex0_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src7_ready
- wire id_router_007_src_endofpacket; // id_router_007:src_endofpacket -> rsp_xbar_demux_007:sink_endofpacket
- wire id_router_007_src_valid; // id_router_007:src_valid -> rsp_xbar_demux_007:sink_valid
- wire id_router_007_src_startofpacket; // id_router_007:src_startofpacket -> rsp_xbar_demux_007:sink_startofpacket
- wire [95:0] id_router_007_src_data; // id_router_007:src_data -> rsp_xbar_demux_007:sink_data
- wire [17:0] id_router_007_src_channel; // id_router_007:src_channel -> rsp_xbar_demux_007:sink_channel
- wire id_router_007_src_ready; // rsp_xbar_demux_007:sink_ready -> id_router_007:src_ready
- wire cmd_xbar_demux_001_src8_ready; // hex1_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src8_ready
- wire id_router_008_src_endofpacket; // id_router_008:src_endofpacket -> rsp_xbar_demux_008:sink_endofpacket
- wire id_router_008_src_valid; // id_router_008:src_valid -> rsp_xbar_demux_008:sink_valid
- wire id_router_008_src_startofpacket; // id_router_008:src_startofpacket -> rsp_xbar_demux_008:sink_startofpacket
- wire [95:0] id_router_008_src_data; // id_router_008:src_data -> rsp_xbar_demux_008:sink_data
- wire [17:0] id_router_008_src_channel; // id_router_008:src_channel -> rsp_xbar_demux_008:sink_channel
- wire id_router_008_src_ready; // rsp_xbar_demux_008:sink_ready -> id_router_008:src_ready
- wire cmd_xbar_demux_001_src9_ready; // hex2_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src9_ready
- wire id_router_009_src_endofpacket; // id_router_009:src_endofpacket -> rsp_xbar_demux_009:sink_endofpacket
- wire id_router_009_src_valid; // id_router_009:src_valid -> rsp_xbar_demux_009:sink_valid
- wire id_router_009_src_startofpacket; // id_router_009:src_startofpacket -> rsp_xbar_demux_009:sink_startofpacket
- wire [95:0] id_router_009_src_data; // id_router_009:src_data -> rsp_xbar_demux_009:sink_data
- wire [17:0] id_router_009_src_channel; // id_router_009:src_channel -> rsp_xbar_demux_009:sink_channel
- wire id_router_009_src_ready; // rsp_xbar_demux_009:sink_ready -> id_router_009:src_ready
- wire cmd_xbar_demux_001_src10_ready; // hex3_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src10_ready
- wire id_router_010_src_endofpacket; // id_router_010:src_endofpacket -> rsp_xbar_demux_010:sink_endofpacket
- wire id_router_010_src_valid; // id_router_010:src_valid -> rsp_xbar_demux_010:sink_valid
- wire id_router_010_src_startofpacket; // id_router_010:src_startofpacket -> rsp_xbar_demux_010:sink_startofpacket
- wire [95:0] id_router_010_src_data; // id_router_010:src_data -> rsp_xbar_demux_010:sink_data
- wire [17:0] id_router_010_src_channel; // id_router_010:src_channel -> rsp_xbar_demux_010:sink_channel
- wire id_router_010_src_ready; // rsp_xbar_demux_010:sink_ready -> id_router_010:src_ready
- wire cmd_xbar_demux_001_src11_ready; // hex4_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src11_ready
- wire id_router_011_src_endofpacket; // id_router_011:src_endofpacket -> rsp_xbar_demux_011:sink_endofpacket
- wire id_router_011_src_valid; // id_router_011:src_valid -> rsp_xbar_demux_011:sink_valid
- wire id_router_011_src_startofpacket; // id_router_011:src_startofpacket -> rsp_xbar_demux_011:sink_startofpacket
- wire [95:0] id_router_011_src_data; // id_router_011:src_data -> rsp_xbar_demux_011:sink_data
- wire [17:0] id_router_011_src_channel; // id_router_011:src_channel -> rsp_xbar_demux_011:sink_channel
- wire id_router_011_src_ready; // rsp_xbar_demux_011:sink_ready -> id_router_011:src_ready
- wire cmd_xbar_demux_001_src12_ready; // hex5_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src12_ready
- wire id_router_012_src_endofpacket; // id_router_012:src_endofpacket -> rsp_xbar_demux_012:sink_endofpacket
- wire id_router_012_src_valid; // id_router_012:src_valid -> rsp_xbar_demux_012:sink_valid
- wire id_router_012_src_startofpacket; // id_router_012:src_startofpacket -> rsp_xbar_demux_012:sink_startofpacket
- wire [95:0] id_router_012_src_data; // id_router_012:src_data -> rsp_xbar_demux_012:sink_data
- wire [17:0] id_router_012_src_channel; // id_router_012:src_channel -> rsp_xbar_demux_012:sink_channel
- wire id_router_012_src_ready; // rsp_xbar_demux_012:sink_ready -> id_router_012:src_ready
- wire cmd_xbar_demux_001_src13_ready; // hex6_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src13_ready
- wire id_router_013_src_endofpacket; // id_router_013:src_endofpacket -> rsp_xbar_demux_013:sink_endofpacket
- wire id_router_013_src_valid; // id_router_013:src_valid -> rsp_xbar_demux_013:sink_valid
- wire id_router_013_src_startofpacket; // id_router_013:src_startofpacket -> rsp_xbar_demux_013:sink_startofpacket
- wire [95:0] id_router_013_src_data; // id_router_013:src_data -> rsp_xbar_demux_013:sink_data
- wire [17:0] id_router_013_src_channel; // id_router_013:src_channel -> rsp_xbar_demux_013:sink_channel
- wire id_router_013_src_ready; // rsp_xbar_demux_013:sink_ready -> id_router_013:src_ready
- wire cmd_xbar_demux_001_src14_ready; // hex7_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src14_ready
- wire id_router_014_src_endofpacket; // id_router_014:src_endofpacket -> rsp_xbar_demux_014:sink_endofpacket
- wire id_router_014_src_valid; // id_router_014:src_valid -> rsp_xbar_demux_014:sink_valid
- wire id_router_014_src_startofpacket; // id_router_014:src_startofpacket -> rsp_xbar_demux_014:sink_startofpacket
- wire [95:0] id_router_014_src_data; // id_router_014:src_data -> rsp_xbar_demux_014:sink_data
- wire [17:0] id_router_014_src_channel; // id_router_014:src_channel -> rsp_xbar_demux_014:sink_channel
- wire id_router_014_src_ready; // rsp_xbar_demux_014:sink_ready -> id_router_014:src_ready
- wire cmd_xbar_demux_001_src15_ready; // lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src15_ready
- wire id_router_015_src_endofpacket; // id_router_015:src_endofpacket -> rsp_xbar_demux_015:sink_endofpacket
- wire id_router_015_src_valid; // id_router_015:src_valid -> rsp_xbar_demux_015:sink_valid
- wire id_router_015_src_startofpacket; // id_router_015:src_startofpacket -> rsp_xbar_demux_015:sink_startofpacket
- wire [95:0] id_router_015_src_data; // id_router_015:src_data -> rsp_xbar_demux_015:sink_data
- wire [17:0] id_router_015_src_channel; // id_router_015:src_channel -> rsp_xbar_demux_015:sink_channel
- wire id_router_015_src_ready; // rsp_xbar_demux_015:sink_ready -> id_router_015:src_ready
- wire cmd_xbar_demux_001_src16_ready; // lcd_on_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src16_ready
- wire id_router_016_src_endofpacket; // id_router_016:src_endofpacket -> rsp_xbar_demux_016:sink_endofpacket
- wire id_router_016_src_valid; // id_router_016:src_valid -> rsp_xbar_demux_016:sink_valid
- wire id_router_016_src_startofpacket; // id_router_016:src_startofpacket -> rsp_xbar_demux_016:sink_startofpacket
- wire [95:0] id_router_016_src_data; // id_router_016:src_data -> rsp_xbar_demux_016:sink_data
- wire [17:0] id_router_016_src_channel; // id_router_016:src_channel -> rsp_xbar_demux_016:sink_channel
- wire id_router_016_src_ready; // rsp_xbar_demux_016:sink_ready -> id_router_016:src_ready
- wire cmd_xbar_demux_001_src17_ready; // lcd_blon_s1_translator_avalon_universal_slave_0_agent:cp_ready -> cmd_xbar_demux_001:src17_ready
- wire id_router_017_src_endofpacket; // id_router_017:src_endofpacket -> rsp_xbar_demux_017:sink_endofpacket
- wire id_router_017_src_valid; // id_router_017:src_valid -> rsp_xbar_demux_017:sink_valid
- wire id_router_017_src_startofpacket; // id_router_017:src_startofpacket -> rsp_xbar_demux_017:sink_startofpacket
- wire [95:0] id_router_017_src_data; // id_router_017:src_data -> rsp_xbar_demux_017:sink_data
- wire [17:0] id_router_017_src_channel; // id_router_017:src_channel -> rsp_xbar_demux_017:sink_channel
- wire id_router_017_src_ready; // rsp_xbar_demux_017:sink_ready -> id_router_017:src_ready
- wire irq_mapper_receiver0_irq; // jtag_uart:av_irq -> irq_mapper:receiver0_irq
- wire [31:0] nios2_processor_d_irq_irq; // irq_mapper:sender_irq -> nios2_processor:d_irq
-
- nios_system_nios2_processor nios2_processor (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset_n.reset_n
- .d_address (nios2_processor_data_master_address), // data_master.address
- .d_byteenable (nios2_processor_data_master_byteenable), // .byteenable
- .d_read (nios2_processor_data_master_read), // .read
- .d_readdata (nios2_processor_data_master_readdata), // .readdata
- .d_waitrequest (nios2_processor_data_master_waitrequest), // .waitrequest
- .d_write (nios2_processor_data_master_write), // .write
- .d_writedata (nios2_processor_data_master_writedata), // .writedata
- .jtag_debug_module_debugaccess_to_roms (nios2_processor_data_master_debugaccess), // .debugaccess
- .i_address (nios2_processor_instruction_master_address), // instruction_master.address
- .i_read (nios2_processor_instruction_master_read), // .read
- .i_readdata (nios2_processor_instruction_master_readdata), // .readdata
- .i_waitrequest (nios2_processor_instruction_master_waitrequest), // .waitrequest
- .d_irq (nios2_processor_d_irq_irq), // d_irq.irq
- .jtag_debug_module_resetrequest (nios2_processor_jtag_debug_module_reset_reset), // jtag_debug_module_reset.reset
- .jtag_debug_module_address (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_address), // jtag_debug_module.address
- .jtag_debug_module_byteenable (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_byteenable), // .byteenable
- .jtag_debug_module_debugaccess (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess), // .debugaccess
- .jtag_debug_module_read (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_read), // .read
- .jtag_debug_module_readdata (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_readdata), // .readdata
- .jtag_debug_module_waitrequest (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest), // .waitrequest
- .jtag_debug_module_write (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_write), // .write
- .jtag_debug_module_writedata (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_writedata), // .writedata
- .no_ci_readra () // custom_instruction_master.readra
- );
-
- nios_system_onchip_memory onchip_memory (
- .clk (clk_clk), // clk1.clk
- .address (onchip_memory_s1_translator_avalon_anti_slave_0_address), // s1.address
- .clken (onchip_memory_s1_translator_avalon_anti_slave_0_clken), // .clken
- .chipselect (onchip_memory_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .write (onchip_memory_s1_translator_avalon_anti_slave_0_write), // .write
- .readdata (onchip_memory_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .writedata (onchip_memory_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .byteenable (onchip_memory_s1_translator_avalon_anti_slave_0_byteenable), // .byteenable
- .reset (rst_controller_reset_out_reset), // reset1.reset
- .reset_req (rst_controller_reset_out_reset_req) // .reset_req
- );
-
- nios_system_jtag_uart jtag_uart (
- .clk (clk_clk), // clk.clk
- .rst_n (~rst_controller_reset_out_reset), // reset.reset_n
- .av_chipselect (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect), // avalon_jtag_slave.chipselect
- .av_address (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address), // .address
- .av_read_n (~jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read), // .read_n
- .av_readdata (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_write_n (~jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write), // .write_n
- .av_writedata (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_waitrequest (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest), // .waitrequest
- .av_irq (irq_mapper_receiver0_irq) // irq.irq
- );
-
- nios_system_LEDs leds (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (leds_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~leds_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (leds_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (leds_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (leds_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (leds_export) // external_connection.export
- );
-
- nios_system_LEDRs ledrs (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (ledrs_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~ledrs_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (ledrs_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (ledrs_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (ledrs_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (ledrs_export) // external_connection.export
- );
-
- nios_system_switches switches (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (switches_s1_translator_avalon_anti_slave_0_address), // s1.address
- .readdata (switches_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .in_port (switches_export) // external_connection.export
- );
-
- nios_system_push_switches push_switches (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (push_switches_s1_translator_avalon_anti_slave_0_address), // s1.address
- .readdata (push_switches_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .in_port (push_switches_export) // external_connection.export
- );
-
- nios_system_hex0 hex0 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex0_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex0_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex0_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex0_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex0_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex0_export) // external_connection.export
- );
-
- nios_system_hex0 hex1 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex1_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex1_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex1_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex1_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex1_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex1_export) // external_connection.export
- );
-
- nios_system_hex0 hex2 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex2_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex2_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex2_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex2_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex2_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex2_export) // external_connection.export
- );
-
- nios_system_hex0 hex3 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex3_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex3_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex3_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex3_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex3_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex3_export) // external_connection.export
- );
-
- nios_system_hex0 hex4 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex4_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex4_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex4_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex4_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex4_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex4_export) // external_connection.export
- );
-
- nios_system_hex0 hex5 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex5_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex5_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex5_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex5_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex5_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex5_export) // external_connection.export
- );
-
- nios_system_hex0 hex6 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex6_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex6_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex6_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex6_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex6_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex6_export) // external_connection.export
- );
-
- nios_system_hex0 hex7 (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (hex7_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~hex7_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (hex7_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (hex7_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (hex7_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (hex7_export) // external_connection.export
- );
-
- nios_system_lcd_16207_0 lcd_16207_0 (
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .clk (clk_clk), // clk.clk
- .begintransfer (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_begintransfer), // control_slave.begintransfer
- .read (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_read), // .read
- .write (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_write), // .write
- .readdata (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_readdata), // .readdata
- .writedata (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_writedata), // .writedata
- .address (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_address), // .address
- .LCD_RS (lcd_16207_0_RS), // external.export
- .LCD_RW (lcd_16207_0_RW), // .export
- .LCD_data (lcd_16207_0_data), // .export
- .LCD_E (lcd_16207_0_E) // .export
- );
-
- nios_system_lcd_on lcd_on (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (lcd_on_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~lcd_on_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (lcd_on_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (lcd_on_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (lcd_on_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (lcd_on_export) // external_connection.export
- );
-
- nios_system_lcd_on lcd_blon (
- .clk (clk_clk), // clk.clk
- .reset_n (~rst_controller_reset_out_reset), // reset.reset_n
- .address (lcd_blon_s1_translator_avalon_anti_slave_0_address), // s1.address
- .write_n (~lcd_blon_s1_translator_avalon_anti_slave_0_write), // .write_n
- .writedata (lcd_blon_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .chipselect (lcd_blon_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .readdata (lcd_blon_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .out_port (lcd_blon_export) // external_connection.export
- );
-
- altera_merlin_master_translator #(
- .AV_ADDRESS_W (19),
- .AV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .USE_READ (1),
- .USE_WRITE (0),
- .USE_BEGINBURSTTRANSFER (0),
- .USE_BEGINTRANSFER (0),
- .USE_CHIPSELECT (0),
- .USE_BURSTCOUNT (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (1),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_LINEWRAPBURSTS (1),
- .AV_REGISTERINCOMINGSIGNALS (0)
- ) nios2_processor_instruction_master_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (nios2_processor_instruction_master_translator_avalon_universal_master_0_address), // avalon_universal_master_0.address
- .uav_burstcount (nios2_processor_instruction_master_translator_avalon_universal_master_0_burstcount), // .burstcount
- .uav_read (nios2_processor_instruction_master_translator_avalon_universal_master_0_read), // .read
- .uav_write (nios2_processor_instruction_master_translator_avalon_universal_master_0_write), // .write
- .uav_waitrequest (nios2_processor_instruction_master_translator_avalon_universal_master_0_waitrequest), // .waitrequest
- .uav_readdatavalid (nios2_processor_instruction_master_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
- .uav_byteenable (nios2_processor_instruction_master_translator_avalon_universal_master_0_byteenable), // .byteenable
- .uav_readdata (nios2_processor_instruction_master_translator_avalon_universal_master_0_readdata), // .readdata
- .uav_writedata (nios2_processor_instruction_master_translator_avalon_universal_master_0_writedata), // .writedata
- .uav_lock (nios2_processor_instruction_master_translator_avalon_universal_master_0_lock), // .lock
- .uav_debugaccess (nios2_processor_instruction_master_translator_avalon_universal_master_0_debugaccess), // .debugaccess
- .av_address (nios2_processor_instruction_master_address), // avalon_anti_master_0.address
- .av_waitrequest (nios2_processor_instruction_master_waitrequest), // .waitrequest
- .av_read (nios2_processor_instruction_master_read), // .read
- .av_readdata (nios2_processor_instruction_master_readdata), // .readdata
- .av_burstcount (1'b1), // (terminated)
- .av_byteenable (4'b1111), // (terminated)
- .av_beginbursttransfer (1'b0), // (terminated)
- .av_begintransfer (1'b0), // (terminated)
- .av_chipselect (1'b0), // (terminated)
- .av_readdatavalid (), // (terminated)
- .av_write (1'b0), // (terminated)
- .av_writedata (32'b00000000000000000000000000000000), // (terminated)
- .av_lock (1'b0), // (terminated)
- .av_debugaccess (1'b0), // (terminated)
- .uav_clken (), // (terminated)
- .av_clken (1'b1), // (terminated)
- .uav_response (2'b00), // (terminated)
- .av_response (), // (terminated)
- .uav_writeresponserequest (), // (terminated)
- .uav_writeresponsevalid (1'b0), // (terminated)
- .av_writeresponserequest (1'b0), // (terminated)
- .av_writeresponsevalid () // (terminated)
- );
-
- altera_merlin_master_translator #(
- .AV_ADDRESS_W (19),
- .AV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .USE_READ (1),
- .USE_WRITE (1),
- .USE_BEGINBURSTTRANSFER (0),
- .USE_BEGINTRANSFER (0),
- .USE_CHIPSELECT (0),
- .USE_BURSTCOUNT (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (1),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_LINEWRAPBURSTS (0),
- .AV_REGISTERINCOMINGSIGNALS (1)
- ) nios2_processor_data_master_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (nios2_processor_data_master_translator_avalon_universal_master_0_address), // avalon_universal_master_0.address
- .uav_burstcount (nios2_processor_data_master_translator_avalon_universal_master_0_burstcount), // .burstcount
- .uav_read (nios2_processor_data_master_translator_avalon_universal_master_0_read), // .read
- .uav_write (nios2_processor_data_master_translator_avalon_universal_master_0_write), // .write
- .uav_waitrequest (nios2_processor_data_master_translator_avalon_universal_master_0_waitrequest), // .waitrequest
- .uav_readdatavalid (nios2_processor_data_master_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
- .uav_byteenable (nios2_processor_data_master_translator_avalon_universal_master_0_byteenable), // .byteenable
- .uav_readdata (nios2_processor_data_master_translator_avalon_universal_master_0_readdata), // .readdata
- .uav_writedata (nios2_processor_data_master_translator_avalon_universal_master_0_writedata), // .writedata
- .uav_lock (nios2_processor_data_master_translator_avalon_universal_master_0_lock), // .lock
- .uav_debugaccess (nios2_processor_data_master_translator_avalon_universal_master_0_debugaccess), // .debugaccess
- .av_address (nios2_processor_data_master_address), // avalon_anti_master_0.address
- .av_waitrequest (nios2_processor_data_master_waitrequest), // .waitrequest
- .av_byteenable (nios2_processor_data_master_byteenable), // .byteenable
- .av_read (nios2_processor_data_master_read), // .read
- .av_readdata (nios2_processor_data_master_readdata), // .readdata
- .av_write (nios2_processor_data_master_write), // .write
- .av_writedata (nios2_processor_data_master_writedata), // .writedata
- .av_debugaccess (nios2_processor_data_master_debugaccess), // .debugaccess
- .av_burstcount (1'b1), // (terminated)
- .av_beginbursttransfer (1'b0), // (terminated)
- .av_begintransfer (1'b0), // (terminated)
- .av_chipselect (1'b0), // (terminated)
- .av_readdatavalid (), // (terminated)
- .av_lock (1'b0), // (terminated)
- .uav_clken (), // (terminated)
- .av_clken (1'b1), // (terminated)
- .uav_response (2'b00), // (terminated)
- .av_response (), // (terminated)
- .uav_writeresponserequest (), // (terminated)
- .uav_writeresponsevalid (1'b0), // (terminated)
- .av_writeresponserequest (1'b0), // (terminated)
- .av_writeresponsevalid () // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (9),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (4),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (1),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) nios2_processor_jtag_debug_module_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_write), // .write
- .av_read (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_read), // .read
- .av_readdata (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_byteenable (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_byteenable), // .byteenable
- .av_waitrequest (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest), // .waitrequest
- .av_debugaccess (nios2_processor_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess), // .debugaccess
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_chipselect (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (16),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (4),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (1),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (0),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) onchip_memory_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (onchip_memory_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (onchip_memory_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (onchip_memory_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (onchip_memory_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_byteenable (onchip_memory_s1_translator_avalon_anti_slave_0_byteenable), // .byteenable
- .av_chipselect (onchip_memory_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_clken (onchip_memory_s1_translator_avalon_anti_slave_0_clken), // .clken
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) leds_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (leds_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (leds_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (leds_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (leds_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (leds_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (leds_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (leds_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (leds_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (leds_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (leds_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (leds_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (leds_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (leds_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (leds_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (leds_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (leds_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (1),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (1),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) jtag_uart_avalon_jtag_slave_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write), // .write
- .av_read (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read), // .read
- .av_readdata (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_waitrequest (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest), // .waitrequest
- .av_chipselect (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) ledrs_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (ledrs_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (ledrs_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (ledrs_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (ledrs_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (ledrs_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) switches_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (switches_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (switches_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (switches_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (switches_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (switches_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (switches_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (switches_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (switches_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (switches_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (switches_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (switches_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (switches_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_readdata (switches_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_write (), // (terminated)
- .av_read (), // (terminated)
- .av_writedata (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_chipselect (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) push_switches_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (push_switches_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_readdata (push_switches_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_write (), // (terminated)
- .av_read (), // (terminated)
- .av_writedata (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_chipselect (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex0_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex0_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex0_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex0_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex0_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex0_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex0_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex0_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex0_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex0_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex0_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex0_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex1_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex1_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex1_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex1_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex1_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex1_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex1_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex1_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex1_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex1_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex1_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex1_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex1_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex1_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex1_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex1_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex1_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex2_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex2_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex2_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex2_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex2_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex2_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex2_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex2_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex2_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex2_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex2_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex2_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex3_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex3_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex3_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex3_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex3_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex3_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex3_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex3_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex3_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex3_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex3_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex3_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex3_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex3_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex3_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex3_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex3_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex4_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex4_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex4_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex4_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex4_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex4_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex4_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex4_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex4_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex4_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex4_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex4_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex4_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex4_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex4_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex4_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex4_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex5_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex5_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex5_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex5_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex5_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex5_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex5_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex5_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex5_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex5_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex5_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex5_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex5_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex5_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex5_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex5_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex5_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex6_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex6_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex6_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex6_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex6_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex6_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex6_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex6_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex6_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex6_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex6_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex6_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex6_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex6_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex6_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex6_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex6_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) hex7_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (hex7_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (hex7_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (hex7_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (hex7_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (hex7_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (hex7_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (hex7_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (hex7_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (hex7_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (hex7_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (hex7_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (hex7_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (hex7_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (hex7_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (hex7_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (hex7_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (8),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (13),
- .AV_WRITE_WAIT_CYCLES (13),
- .AV_SETUP_WAIT_CYCLES (13),
- .AV_DATA_HOLD_CYCLES (13)
- ) lcd_16207_0_control_slave_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_write), // .write
- .av_read (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_read), // .read
- .av_readdata (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_begintransfer (lcd_16207_0_control_slave_translator_avalon_anti_slave_0_begintransfer), // .begintransfer
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_chipselect (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) lcd_on_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (lcd_on_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (lcd_on_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (lcd_on_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (lcd_on_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (lcd_on_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_slave_translator #(
- .AV_ADDRESS_W (2),
- .AV_DATA_W (32),
- .UAV_DATA_W (32),
- .AV_BURSTCOUNT_W (1),
- .AV_BYTEENABLE_W (1),
- .UAV_BYTEENABLE_W (4),
- .UAV_ADDRESS_W (19),
- .UAV_BURSTCOUNT_W (3),
- .AV_READLATENCY (0),
- .USE_READDATAVALID (0),
- .USE_WAITREQUEST (0),
- .USE_UAV_CLKEN (0),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0),
- .AV_SYMBOLS_PER_WORD (4),
- .AV_ADDRESS_SYMBOLS (0),
- .AV_BURSTCOUNT_SYMBOLS (0),
- .AV_CONSTANT_BURST_BEHAVIOR (0),
- .UAV_CONSTANT_BURST_BEHAVIOR (0),
- .AV_REQUIRE_UNALIGNED_ADDRESSES (0),
- .CHIPSELECT_THROUGH_READLATENCY (0),
- .AV_READ_WAIT_CYCLES (1),
- .AV_WRITE_WAIT_CYCLES (0),
- .AV_SETUP_WAIT_CYCLES (0),
- .AV_DATA_HOLD_CYCLES (0)
- ) lcd_blon_s1_translator (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // reset.reset
- .uav_address (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_address), // avalon_universal_slave_0.address
- .uav_burstcount (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .uav_read (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .uav_write (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .uav_waitrequest (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .uav_readdatavalid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .uav_byteenable (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .uav_readdata (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .uav_writedata (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .uav_lock (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .uav_debugaccess (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .av_address (lcd_blon_s1_translator_avalon_anti_slave_0_address), // avalon_anti_slave_0.address
- .av_write (lcd_blon_s1_translator_avalon_anti_slave_0_write), // .write
- .av_readdata (lcd_blon_s1_translator_avalon_anti_slave_0_readdata), // .readdata
- .av_writedata (lcd_blon_s1_translator_avalon_anti_slave_0_writedata), // .writedata
- .av_chipselect (lcd_blon_s1_translator_avalon_anti_slave_0_chipselect), // .chipselect
- .av_read (), // (terminated)
- .av_begintransfer (), // (terminated)
- .av_beginbursttransfer (), // (terminated)
- .av_burstcount (), // (terminated)
- .av_byteenable (), // (terminated)
- .av_readdatavalid (1'b0), // (terminated)
- .av_waitrequest (1'b0), // (terminated)
- .av_writebyteenable (), // (terminated)
- .av_lock (), // (terminated)
- .av_clken (), // (terminated)
- .uav_clken (1'b0), // (terminated)
- .av_debugaccess (), // (terminated)
- .av_outputenable (), // (terminated)
- .uav_response (), // (terminated)
- .av_response (2'b00), // (terminated)
- .uav_writeresponserequest (1'b0), // (terminated)
- .uav_writeresponsevalid (), // (terminated)
- .av_writeresponserequest (), // (terminated)
- .av_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_merlin_master_agent #(
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_BEGIN_BURST (74),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .PKT_BURST_TYPE_H (71),
- .PKT_BURST_TYPE_L (70),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_TRANS_EXCLUSIVE (60),
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_THREAD_ID_H (86),
- .PKT_THREAD_ID_L (86),
- .PKT_CACHE_H (93),
- .PKT_CACHE_L (90),
- .PKT_DATA_SIDEBAND_H (73),
- .PKT_DATA_SIDEBAND_L (73),
- .PKT_QOS_H (75),
- .PKT_QOS_L (75),
- .PKT_ADDR_SIDEBAND_H (72),
- .PKT_ADDR_SIDEBAND_L (72),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .ST_DATA_W (96),
- .ST_CHANNEL_W (18),
- .AV_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_RSP (0),
- .ID (1),
- .BURSTWRAP_VALUE (3),
- .CACHE_VALUE (0),
- .SECURE_ACCESS_BIT (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) nios2_processor_instruction_master_translator_avalon_universal_master_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .av_address (nios2_processor_instruction_master_translator_avalon_universal_master_0_address), // av.address
- .av_write (nios2_processor_instruction_master_translator_avalon_universal_master_0_write), // .write
- .av_read (nios2_processor_instruction_master_translator_avalon_universal_master_0_read), // .read
- .av_writedata (nios2_processor_instruction_master_translator_avalon_universal_master_0_writedata), // .writedata
- .av_readdata (nios2_processor_instruction_master_translator_avalon_universal_master_0_readdata), // .readdata
- .av_waitrequest (nios2_processor_instruction_master_translator_avalon_universal_master_0_waitrequest), // .waitrequest
- .av_readdatavalid (nios2_processor_instruction_master_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
- .av_byteenable (nios2_processor_instruction_master_translator_avalon_universal_master_0_byteenable), // .byteenable
- .av_burstcount (nios2_processor_instruction_master_translator_avalon_universal_master_0_burstcount), // .burstcount
- .av_debugaccess (nios2_processor_instruction_master_translator_avalon_universal_master_0_debugaccess), // .debugaccess
- .av_lock (nios2_processor_instruction_master_translator_avalon_universal_master_0_lock), // .lock
- .cp_valid (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_valid), // cp.valid
- .cp_data (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_data), // .data
- .cp_startofpacket (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
- .cp_endofpacket (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
- .cp_ready (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_ready), // .ready
- .rp_valid (rsp_xbar_mux_src_valid), // rp.valid
- .rp_data (rsp_xbar_mux_src_data), // .data
- .rp_channel (rsp_xbar_mux_src_channel), // .channel
- .rp_startofpacket (rsp_xbar_mux_src_startofpacket), // .startofpacket
- .rp_endofpacket (rsp_xbar_mux_src_endofpacket), // .endofpacket
- .rp_ready (rsp_xbar_mux_src_ready), // .ready
- .av_response (), // (terminated)
- .av_writeresponserequest (1'b0), // (terminated)
- .av_writeresponsevalid () // (terminated)
- );
-
- altera_merlin_master_agent #(
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_BEGIN_BURST (74),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .PKT_BURST_TYPE_H (71),
- .PKT_BURST_TYPE_L (70),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_TRANS_EXCLUSIVE (60),
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_THREAD_ID_H (86),
- .PKT_THREAD_ID_L (86),
- .PKT_CACHE_H (93),
- .PKT_CACHE_L (90),
- .PKT_DATA_SIDEBAND_H (73),
- .PKT_DATA_SIDEBAND_L (73),
- .PKT_QOS_H (75),
- .PKT_QOS_L (75),
- .PKT_ADDR_SIDEBAND_H (72),
- .PKT_ADDR_SIDEBAND_L (72),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .ST_DATA_W (96),
- .ST_CHANNEL_W (18),
- .AV_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_RSP (0),
- .ID (0),
- .BURSTWRAP_VALUE (7),
- .CACHE_VALUE (0),
- .SECURE_ACCESS_BIT (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) nios2_processor_data_master_translator_avalon_universal_master_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .av_address (nios2_processor_data_master_translator_avalon_universal_master_0_address), // av.address
- .av_write (nios2_processor_data_master_translator_avalon_universal_master_0_write), // .write
- .av_read (nios2_processor_data_master_translator_avalon_universal_master_0_read), // .read
- .av_writedata (nios2_processor_data_master_translator_avalon_universal_master_0_writedata), // .writedata
- .av_readdata (nios2_processor_data_master_translator_avalon_universal_master_0_readdata), // .readdata
- .av_waitrequest (nios2_processor_data_master_translator_avalon_universal_master_0_waitrequest), // .waitrequest
- .av_readdatavalid (nios2_processor_data_master_translator_avalon_universal_master_0_readdatavalid), // .readdatavalid
- .av_byteenable (nios2_processor_data_master_translator_avalon_universal_master_0_byteenable), // .byteenable
- .av_burstcount (nios2_processor_data_master_translator_avalon_universal_master_0_burstcount), // .burstcount
- .av_debugaccess (nios2_processor_data_master_translator_avalon_universal_master_0_debugaccess), // .debugaccess
- .av_lock (nios2_processor_data_master_translator_avalon_universal_master_0_lock), // .lock
- .cp_valid (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_valid), // cp.valid
- .cp_data (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_data), // .data
- .cp_startofpacket (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
- .cp_endofpacket (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
- .cp_ready (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_ready), // .ready
- .rp_valid (rsp_xbar_mux_001_src_valid), // rp.valid
- .rp_data (rsp_xbar_mux_001_src_data), // .data
- .rp_channel (rsp_xbar_mux_001_src_channel), // .channel
- .rp_startofpacket (rsp_xbar_mux_001_src_startofpacket), // .startofpacket
- .rp_endofpacket (rsp_xbar_mux_001_src_endofpacket), // .endofpacket
- .rp_ready (rsp_xbar_mux_001_src_ready), // .ready
- .av_response (), // (terminated)
- .av_writeresponserequest (1'b0), // (terminated)
- .av_writeresponsevalid () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_mux_src_ready), // cp.ready
- .cp_valid (cmd_xbar_mux_src_valid), // .valid
- .cp_data (cmd_xbar_mux_src_data), // .data
- .cp_startofpacket (cmd_xbar_mux_src_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_mux_src_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_mux_src_channel), // .channel
- .rf_sink_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) onchip_memory_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (onchip_memory_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_mux_001_src_ready), // cp.ready
- .cp_valid (cmd_xbar_mux_001_src_valid), // .valid
- .cp_data (cmd_xbar_mux_001_src_data), // .data
- .cp_startofpacket (cmd_xbar_mux_001_src_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_mux_001_src_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_mux_001_src_channel), // .channel
- .rf_sink_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) leds_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (leds_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (leds_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (leds_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (leds_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (leds_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (leds_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (leds_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (leds_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (leds_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (leds_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (leds_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (leds_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (leds_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (leds_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src2_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src2_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src2_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src2_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src2_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src2_channel), // .channel
- .rf_sink_ready (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (leds_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src3_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src3_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src3_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src3_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src3_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src3_channel), // .channel
- .rf_sink_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) ledrs_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (ledrs_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src4_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src4_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src4_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src4_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src4_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src4_channel), // .channel
- .rf_sink_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) switches_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (switches_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (switches_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (switches_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (switches_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (switches_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (switches_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (switches_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (switches_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (switches_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (switches_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (switches_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (switches_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (switches_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (switches_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src5_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src5_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src5_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src5_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src5_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src5_channel), // .channel
- .rf_sink_ready (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) push_switches_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (push_switches_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src6_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src6_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src6_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src6_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src6_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src6_channel), // .channel
- .rf_sink_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex0_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex0_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex0_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex0_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex0_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex0_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex0_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex0_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src7_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src7_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src7_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src7_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src7_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src7_channel), // .channel
- .rf_sink_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex1_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex1_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex1_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex1_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex1_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex1_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex1_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex1_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex1_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex1_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex1_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex1_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex1_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src8_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src8_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src8_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src8_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src8_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src8_channel), // .channel
- .rf_sink_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex2_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex2_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex2_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex2_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex2_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex2_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex2_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex2_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src9_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src9_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src9_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src9_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src9_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src9_channel), // .channel
- .rf_sink_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex3_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex3_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex3_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex3_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex3_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex3_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex3_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex3_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex3_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex3_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex3_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex3_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex3_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src10_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src10_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src10_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src10_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src10_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src10_channel), // .channel
- .rf_sink_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex4_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex4_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex4_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex4_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex4_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex4_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex4_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex4_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex4_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex4_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex4_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex4_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex4_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src11_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src11_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src11_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src11_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src11_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src11_channel), // .channel
- .rf_sink_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex5_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex5_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex5_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex5_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex5_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex5_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex5_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex5_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex5_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex5_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex5_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex5_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex5_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src12_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src12_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src12_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src12_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src12_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src12_channel), // .channel
- .rf_sink_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex6_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex6_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex6_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex6_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex6_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex6_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex6_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex6_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex6_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex6_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex6_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex6_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex6_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src13_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src13_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src13_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src13_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src13_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src13_channel), // .channel
- .rf_sink_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) hex7_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (hex7_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (hex7_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (hex7_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (hex7_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (hex7_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (hex7_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (hex7_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (hex7_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (hex7_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (hex7_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (hex7_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (hex7_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src14_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src14_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src14_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src14_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src14_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src14_channel), // .channel
- .rf_sink_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (hex7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src15_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src15_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src15_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src15_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src15_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src15_channel), // .channel
- .rf_sink_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) lcd_on_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (lcd_on_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src16_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src16_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src16_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src16_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src16_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src16_channel), // .channel
- .rf_sink_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- altera_merlin_slave_agent #(
- .PKT_DATA_H (31),
- .PKT_DATA_L (0),
- .PKT_BEGIN_BURST (74),
- .PKT_SYMBOL_W (8),
- .PKT_BYTEEN_H (35),
- .PKT_BYTEEN_L (32),
- .PKT_ADDR_H (54),
- .PKT_ADDR_L (36),
- .PKT_TRANS_COMPRESSED_READ (55),
- .PKT_TRANS_POSTED (56),
- .PKT_TRANS_WRITE (57),
- .PKT_TRANS_READ (58),
- .PKT_TRANS_LOCK (59),
- .PKT_SRC_ID_H (80),
- .PKT_SRC_ID_L (76),
- .PKT_DEST_ID_H (85),
- .PKT_DEST_ID_L (81),
- .PKT_BURSTWRAP_H (66),
- .PKT_BURSTWRAP_L (64),
- .PKT_BYTE_CNT_H (63),
- .PKT_BYTE_CNT_L (61),
- .PKT_PROTECTION_H (89),
- .PKT_PROTECTION_L (87),
- .PKT_RESPONSE_STATUS_H (95),
- .PKT_RESPONSE_STATUS_L (94),
- .PKT_BURST_SIZE_H (69),
- .PKT_BURST_SIZE_L (67),
- .ST_CHANNEL_W (18),
- .ST_DATA_W (96),
- .AVS_BURSTCOUNT_W (3),
- .SUPPRESS_0_BYTEEN_CMD (0),
- .PREVENT_FIFO_OVERFLOW (1),
- .USE_READRESPONSE (0),
- .USE_WRITERESPONSE (0)
- ) lcd_blon_s1_translator_avalon_universal_slave_0_agent (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .m0_address (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_address), // m0.address
- .m0_burstcount (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_burstcount), // .burstcount
- .m0_byteenable (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_byteenable), // .byteenable
- .m0_debugaccess (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess), // .debugaccess
- .m0_lock (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_lock), // .lock
- .m0_readdata (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_readdata), // .readdata
- .m0_readdatavalid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), // .readdatavalid
- .m0_read (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_read), // .read
- .m0_waitrequest (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest), // .waitrequest
- .m0_writedata (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_writedata), // .writedata
- .m0_write (lcd_blon_s1_translator_avalon_universal_slave_0_agent_m0_write), // .write
- .rp_endofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // rp.endofpacket
- .rp_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_ready), // .ready
- .rp_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .rp_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .rp_startofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .cp_ready (cmd_xbar_demux_001_src17_ready), // cp.ready
- .cp_valid (cmd_xbar_demux_001_src17_valid), // .valid
- .cp_data (cmd_xbar_demux_001_src17_data), // .data
- .cp_startofpacket (cmd_xbar_demux_001_src17_startofpacket), // .startofpacket
- .cp_endofpacket (cmd_xbar_demux_001_src17_endofpacket), // .endofpacket
- .cp_channel (cmd_xbar_demux_001_src17_channel), // .channel
- .rf_sink_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // rf_sink.ready
- .rf_sink_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .rf_sink_startofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .rf_sink_endofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .rf_sink_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // .data
- .rf_source_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // rf_source.ready
- .rf_source_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .rf_source_startofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .rf_source_endofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .rf_source_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // .data
- .rdata_fifo_sink_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_sink.ready
- .rdata_fifo_sink_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_sink_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .rdata_fifo_src_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), // rdata_fifo_src.ready
- .rdata_fifo_src_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), // .valid
- .rdata_fifo_src_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data), // .data
- .m0_response (2'b00), // (terminated)
- .m0_writeresponserequest (), // (terminated)
- .m0_writeresponsevalid (1'b0) // (terminated)
- );
-
- altera_avalon_sc_fifo #(
- .SYMBOLS_PER_BEAT (1),
- .BITS_PER_SYMBOL (97),
- .FIFO_DEPTH (2),
- .CHANNEL_WIDTH (0),
- .ERROR_WIDTH (0),
- .USE_PACKETS (1),
- .USE_FILL_LEVEL (0),
- .EMPTY_LATENCY (1),
- .USE_MEMORY_BLOCKS (0),
- .USE_STORE_FORWARD (0),
- .USE_ALMOST_FULL_IF (0),
- .USE_ALMOST_EMPTY_IF (0)
- ) lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .in_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_data), // in.data
- .in_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_valid), // .valid
- .in_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_ready), // .ready
- .in_startofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket), // .startofpacket
- .in_endofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket), // .endofpacket
- .out_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data), // out.data
- .out_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid), // .valid
- .out_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready), // .ready
- .out_startofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), // .startofpacket
- .out_endofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket), // .endofpacket
- .csr_address (2'b00), // (terminated)
- .csr_read (1'b0), // (terminated)
- .csr_write (1'b0), // (terminated)
- .csr_readdata (), // (terminated)
- .csr_writedata (32'b00000000000000000000000000000000), // (terminated)
- .almost_full_data (), // (terminated)
- .almost_empty_data (), // (terminated)
- .in_empty (1'b0), // (terminated)
- .out_empty (), // (terminated)
- .in_error (1'b0), // (terminated)
- .out_error (), // (terminated)
- .in_channel (1'b0), // (terminated)
- .out_channel () // (terminated)
- );
-
- nios_system_addr_router addr_router (
- .sink_ready (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_ready), // sink.ready
- .sink_valid (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_valid), // .valid
- .sink_data (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_data), // .data
- .sink_startofpacket (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
- .sink_endofpacket (nios2_processor_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (addr_router_src_ready), // src.ready
- .src_valid (addr_router_src_valid), // .valid
- .src_data (addr_router_src_data), // .data
- .src_channel (addr_router_src_channel), // .channel
- .src_startofpacket (addr_router_src_startofpacket), // .startofpacket
- .src_endofpacket (addr_router_src_endofpacket) // .endofpacket
- );
-
- nios_system_addr_router_001 addr_router_001 (
- .sink_ready (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_ready), // sink.ready
- .sink_valid (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_valid), // .valid
- .sink_data (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_data), // .data
- .sink_startofpacket (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), // .startofpacket
- .sink_endofpacket (nios2_processor_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (addr_router_001_src_ready), // src.ready
- .src_valid (addr_router_001_src_valid), // .valid
- .src_data (addr_router_001_src_data), // .data
- .src_channel (addr_router_001_src_channel), // .channel
- .src_startofpacket (addr_router_001_src_startofpacket), // .startofpacket
- .src_endofpacket (addr_router_001_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router id_router (
- .sink_ready (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_src_ready), // src.ready
- .src_valid (id_router_src_valid), // .valid
- .src_data (id_router_src_data), // .data
- .src_channel (id_router_src_channel), // .channel
- .src_startofpacket (id_router_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router id_router_001 (
- .sink_ready (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (onchip_memory_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_001_src_ready), // src.ready
- .src_valid (id_router_001_src_valid), // .valid
- .src_data (id_router_001_src_data), // .data
- .src_channel (id_router_001_src_channel), // .channel
- .src_startofpacket (id_router_001_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_001_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_002 (
- .sink_ready (leds_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (leds_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (leds_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (leds_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_002_src_ready), // src.ready
- .src_valid (id_router_002_src_valid), // .valid
- .src_data (id_router_002_src_data), // .data
- .src_channel (id_router_002_src_channel), // .channel
- .src_startofpacket (id_router_002_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_002_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_003 (
- .sink_ready (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_003_src_ready), // src.ready
- .src_valid (id_router_003_src_valid), // .valid
- .src_data (id_router_003_src_data), // .data
- .src_channel (id_router_003_src_channel), // .channel
- .src_startofpacket (id_router_003_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_003_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_004 (
- .sink_ready (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (ledrs_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_004_src_ready), // src.ready
- .src_valid (id_router_004_src_valid), // .valid
- .src_data (id_router_004_src_data), // .data
- .src_channel (id_router_004_src_channel), // .channel
- .src_startofpacket (id_router_004_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_004_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_005 (
- .sink_ready (switches_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (switches_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (switches_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (switches_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_005_src_ready), // src.ready
- .src_valid (id_router_005_src_valid), // .valid
- .src_data (id_router_005_src_data), // .data
- .src_channel (id_router_005_src_channel), // .channel
- .src_startofpacket (id_router_005_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_005_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_006 (
- .sink_ready (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (push_switches_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_006_src_ready), // src.ready
- .src_valid (id_router_006_src_valid), // .valid
- .src_data (id_router_006_src_data), // .data
- .src_channel (id_router_006_src_channel), // .channel
- .src_startofpacket (id_router_006_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_006_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_007 (
- .sink_ready (hex0_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex0_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex0_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_007_src_ready), // src.ready
- .src_valid (id_router_007_src_valid), // .valid
- .src_data (id_router_007_src_data), // .data
- .src_channel (id_router_007_src_channel), // .channel
- .src_startofpacket (id_router_007_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_007_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_008 (
- .sink_ready (hex1_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex1_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex1_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex1_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_008_src_ready), // src.ready
- .src_valid (id_router_008_src_valid), // .valid
- .src_data (id_router_008_src_data), // .data
- .src_channel (id_router_008_src_channel), // .channel
- .src_startofpacket (id_router_008_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_008_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_009 (
- .sink_ready (hex2_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex2_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex2_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_009_src_ready), // src.ready
- .src_valid (id_router_009_src_valid), // .valid
- .src_data (id_router_009_src_data), // .data
- .src_channel (id_router_009_src_channel), // .channel
- .src_startofpacket (id_router_009_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_009_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_010 (
- .sink_ready (hex3_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex3_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex3_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex3_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_010_src_ready), // src.ready
- .src_valid (id_router_010_src_valid), // .valid
- .src_data (id_router_010_src_data), // .data
- .src_channel (id_router_010_src_channel), // .channel
- .src_startofpacket (id_router_010_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_010_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_011 (
- .sink_ready (hex4_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex4_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex4_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex4_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_011_src_ready), // src.ready
- .src_valid (id_router_011_src_valid), // .valid
- .src_data (id_router_011_src_data), // .data
- .src_channel (id_router_011_src_channel), // .channel
- .src_startofpacket (id_router_011_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_011_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_012 (
- .sink_ready (hex5_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex5_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex5_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex5_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_012_src_ready), // src.ready
- .src_valid (id_router_012_src_valid), // .valid
- .src_data (id_router_012_src_data), // .data
- .src_channel (id_router_012_src_channel), // .channel
- .src_startofpacket (id_router_012_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_012_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_013 (
- .sink_ready (hex6_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex6_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex6_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex6_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_013_src_ready), // src.ready
- .src_valid (id_router_013_src_valid), // .valid
- .src_data (id_router_013_src_data), // .data
- .src_channel (id_router_013_src_channel), // .channel
- .src_startofpacket (id_router_013_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_013_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_014 (
- .sink_ready (hex7_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (hex7_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (hex7_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (hex7_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_014_src_ready), // src.ready
- .src_valid (id_router_014_src_valid), // .valid
- .src_data (id_router_014_src_data), // .data
- .src_channel (id_router_014_src_channel), // .channel
- .src_startofpacket (id_router_014_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_014_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_015 (
- .sink_ready (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_015_src_ready), // src.ready
- .src_valid (id_router_015_src_valid), // .valid
- .src_data (id_router_015_src_data), // .data
- .src_channel (id_router_015_src_channel), // .channel
- .src_startofpacket (id_router_015_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_015_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_016 (
- .sink_ready (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (lcd_on_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_016_src_ready), // src.ready
- .src_valid (id_router_016_src_valid), // .valid
- .src_data (id_router_016_src_data), // .data
- .src_channel (id_router_016_src_channel), // .channel
- .src_startofpacket (id_router_016_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_016_src_endofpacket) // .endofpacket
- );
-
- nios_system_id_router_002 id_router_017 (
- .sink_ready (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_ready), // sink.ready
- .sink_valid (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_valid), // .valid
- .sink_data (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_data), // .data
- .sink_startofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), // .startofpacket
- .sink_endofpacket (lcd_blon_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket), // .endofpacket
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (id_router_017_src_ready), // src.ready
- .src_valid (id_router_017_src_valid), // .valid
- .src_data (id_router_017_src_data), // .data
- .src_channel (id_router_017_src_channel), // .channel
- .src_startofpacket (id_router_017_src_startofpacket), // .startofpacket
- .src_endofpacket (id_router_017_src_endofpacket) // .endofpacket
- );
-
- altera_reset_controller #(
- .NUM_RESET_INPUTS (2),
- .OUTPUT_RESET_SYNC_EDGES ("deassert"),
- .SYNC_DEPTH (2),
- .RESET_REQUEST_PRESENT (1)
- ) rst_controller (
- .reset_in0 (~reset_reset_n), // reset_in0.reset
- .reset_in1 (nios2_processor_jtag_debug_module_reset_reset), // reset_in1.reset
- .clk (clk_clk), // clk.clk
- .reset_out (rst_controller_reset_out_reset), // reset_out.reset
- .reset_req (rst_controller_reset_out_reset_req), // .reset_req
- .reset_in2 (1'b0), // (terminated)
- .reset_in3 (1'b0), // (terminated)
- .reset_in4 (1'b0), // (terminated)
- .reset_in5 (1'b0), // (terminated)
- .reset_in6 (1'b0), // (terminated)
- .reset_in7 (1'b0), // (terminated)
- .reset_in8 (1'b0), // (terminated)
- .reset_in9 (1'b0), // (terminated)
- .reset_in10 (1'b0), // (terminated)
- .reset_in11 (1'b0), // (terminated)
- .reset_in12 (1'b0), // (terminated)
- .reset_in13 (1'b0), // (terminated)
- .reset_in14 (1'b0), // (terminated)
- .reset_in15 (1'b0) // (terminated)
- );
-
- nios_system_cmd_xbar_demux cmd_xbar_demux (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (addr_router_src_ready), // sink.ready
- .sink_channel (addr_router_src_channel), // .channel
- .sink_data (addr_router_src_data), // .data
- .sink_startofpacket (addr_router_src_startofpacket), // .startofpacket
- .sink_endofpacket (addr_router_src_endofpacket), // .endofpacket
- .sink_valid (addr_router_src_valid), // .valid
- .src0_ready (cmd_xbar_demux_src0_ready), // src0.ready
- .src0_valid (cmd_xbar_demux_src0_valid), // .valid
- .src0_data (cmd_xbar_demux_src0_data), // .data
- .src0_channel (cmd_xbar_demux_src0_channel), // .channel
- .src0_startofpacket (cmd_xbar_demux_src0_startofpacket), // .startofpacket
- .src0_endofpacket (cmd_xbar_demux_src0_endofpacket), // .endofpacket
- .src1_ready (cmd_xbar_demux_src1_ready), // src1.ready
- .src1_valid (cmd_xbar_demux_src1_valid), // .valid
- .src1_data (cmd_xbar_demux_src1_data), // .data
- .src1_channel (cmd_xbar_demux_src1_channel), // .channel
- .src1_startofpacket (cmd_xbar_demux_src1_startofpacket), // .startofpacket
- .src1_endofpacket (cmd_xbar_demux_src1_endofpacket) // .endofpacket
- );
-
- nios_system_cmd_xbar_demux_001 cmd_xbar_demux_001 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (addr_router_001_src_ready), // sink.ready
- .sink_channel (addr_router_001_src_channel), // .channel
- .sink_data (addr_router_001_src_data), // .data
- .sink_startofpacket (addr_router_001_src_startofpacket), // .startofpacket
- .sink_endofpacket (addr_router_001_src_endofpacket), // .endofpacket
- .sink_valid (addr_router_001_src_valid), // .valid
- .src0_ready (cmd_xbar_demux_001_src0_ready), // src0.ready
- .src0_valid (cmd_xbar_demux_001_src0_valid), // .valid
- .src0_data (cmd_xbar_demux_001_src0_data), // .data
- .src0_channel (cmd_xbar_demux_001_src0_channel), // .channel
- .src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket), // .startofpacket
- .src0_endofpacket (cmd_xbar_demux_001_src0_endofpacket), // .endofpacket
- .src1_ready (cmd_xbar_demux_001_src1_ready), // src1.ready
- .src1_valid (cmd_xbar_demux_001_src1_valid), // .valid
- .src1_data (cmd_xbar_demux_001_src1_data), // .data
- .src1_channel (cmd_xbar_demux_001_src1_channel), // .channel
- .src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), // .startofpacket
- .src1_endofpacket (cmd_xbar_demux_001_src1_endofpacket), // .endofpacket
- .src2_ready (cmd_xbar_demux_001_src2_ready), // src2.ready
- .src2_valid (cmd_xbar_demux_001_src2_valid), // .valid
- .src2_data (cmd_xbar_demux_001_src2_data), // .data
- .src2_channel (cmd_xbar_demux_001_src2_channel), // .channel
- .src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket), // .startofpacket
- .src2_endofpacket (cmd_xbar_demux_001_src2_endofpacket), // .endofpacket
- .src3_ready (cmd_xbar_demux_001_src3_ready), // src3.ready
- .src3_valid (cmd_xbar_demux_001_src3_valid), // .valid
- .src3_data (cmd_xbar_demux_001_src3_data), // .data
- .src3_channel (cmd_xbar_demux_001_src3_channel), // .channel
- .src3_startofpacket (cmd_xbar_demux_001_src3_startofpacket), // .startofpacket
- .src3_endofpacket (cmd_xbar_demux_001_src3_endofpacket), // .endofpacket
- .src4_ready (cmd_xbar_demux_001_src4_ready), // src4.ready
- .src4_valid (cmd_xbar_demux_001_src4_valid), // .valid
- .src4_data (cmd_xbar_demux_001_src4_data), // .data
- .src4_channel (cmd_xbar_demux_001_src4_channel), // .channel
- .src4_startofpacket (cmd_xbar_demux_001_src4_startofpacket), // .startofpacket
- .src4_endofpacket (cmd_xbar_demux_001_src4_endofpacket), // .endofpacket
- .src5_ready (cmd_xbar_demux_001_src5_ready), // src5.ready
- .src5_valid (cmd_xbar_demux_001_src5_valid), // .valid
- .src5_data (cmd_xbar_demux_001_src5_data), // .data
- .src5_channel (cmd_xbar_demux_001_src5_channel), // .channel
- .src5_startofpacket (cmd_xbar_demux_001_src5_startofpacket), // .startofpacket
- .src5_endofpacket (cmd_xbar_demux_001_src5_endofpacket), // .endofpacket
- .src6_ready (cmd_xbar_demux_001_src6_ready), // src6.ready
- .src6_valid (cmd_xbar_demux_001_src6_valid), // .valid
- .src6_data (cmd_xbar_demux_001_src6_data), // .data
- .src6_channel (cmd_xbar_demux_001_src6_channel), // .channel
- .src6_startofpacket (cmd_xbar_demux_001_src6_startofpacket), // .startofpacket
- .src6_endofpacket (cmd_xbar_demux_001_src6_endofpacket), // .endofpacket
- .src7_ready (cmd_xbar_demux_001_src7_ready), // src7.ready
- .src7_valid (cmd_xbar_demux_001_src7_valid), // .valid
- .src7_data (cmd_xbar_demux_001_src7_data), // .data
- .src7_channel (cmd_xbar_demux_001_src7_channel), // .channel
- .src7_startofpacket (cmd_xbar_demux_001_src7_startofpacket), // .startofpacket
- .src7_endofpacket (cmd_xbar_demux_001_src7_endofpacket), // .endofpacket
- .src8_ready (cmd_xbar_demux_001_src8_ready), // src8.ready
- .src8_valid (cmd_xbar_demux_001_src8_valid), // .valid
- .src8_data (cmd_xbar_demux_001_src8_data), // .data
- .src8_channel (cmd_xbar_demux_001_src8_channel), // .channel
- .src8_startofpacket (cmd_xbar_demux_001_src8_startofpacket), // .startofpacket
- .src8_endofpacket (cmd_xbar_demux_001_src8_endofpacket), // .endofpacket
- .src9_ready (cmd_xbar_demux_001_src9_ready), // src9.ready
- .src9_valid (cmd_xbar_demux_001_src9_valid), // .valid
- .src9_data (cmd_xbar_demux_001_src9_data), // .data
- .src9_channel (cmd_xbar_demux_001_src9_channel), // .channel
- .src9_startofpacket (cmd_xbar_demux_001_src9_startofpacket), // .startofpacket
- .src9_endofpacket (cmd_xbar_demux_001_src9_endofpacket), // .endofpacket
- .src10_ready (cmd_xbar_demux_001_src10_ready), // src10.ready
- .src10_valid (cmd_xbar_demux_001_src10_valid), // .valid
- .src10_data (cmd_xbar_demux_001_src10_data), // .data
- .src10_channel (cmd_xbar_demux_001_src10_channel), // .channel
- .src10_startofpacket (cmd_xbar_demux_001_src10_startofpacket), // .startofpacket
- .src10_endofpacket (cmd_xbar_demux_001_src10_endofpacket), // .endofpacket
- .src11_ready (cmd_xbar_demux_001_src11_ready), // src11.ready
- .src11_valid (cmd_xbar_demux_001_src11_valid), // .valid
- .src11_data (cmd_xbar_demux_001_src11_data), // .data
- .src11_channel (cmd_xbar_demux_001_src11_channel), // .channel
- .src11_startofpacket (cmd_xbar_demux_001_src11_startofpacket), // .startofpacket
- .src11_endofpacket (cmd_xbar_demux_001_src11_endofpacket), // .endofpacket
- .src12_ready (cmd_xbar_demux_001_src12_ready), // src12.ready
- .src12_valid (cmd_xbar_demux_001_src12_valid), // .valid
- .src12_data (cmd_xbar_demux_001_src12_data), // .data
- .src12_channel (cmd_xbar_demux_001_src12_channel), // .channel
- .src12_startofpacket (cmd_xbar_demux_001_src12_startofpacket), // .startofpacket
- .src12_endofpacket (cmd_xbar_demux_001_src12_endofpacket), // .endofpacket
- .src13_ready (cmd_xbar_demux_001_src13_ready), // src13.ready
- .src13_valid (cmd_xbar_demux_001_src13_valid), // .valid
- .src13_data (cmd_xbar_demux_001_src13_data), // .data
- .src13_channel (cmd_xbar_demux_001_src13_channel), // .channel
- .src13_startofpacket (cmd_xbar_demux_001_src13_startofpacket), // .startofpacket
- .src13_endofpacket (cmd_xbar_demux_001_src13_endofpacket), // .endofpacket
- .src14_ready (cmd_xbar_demux_001_src14_ready), // src14.ready
- .src14_valid (cmd_xbar_demux_001_src14_valid), // .valid
- .src14_data (cmd_xbar_demux_001_src14_data), // .data
- .src14_channel (cmd_xbar_demux_001_src14_channel), // .channel
- .src14_startofpacket (cmd_xbar_demux_001_src14_startofpacket), // .startofpacket
- .src14_endofpacket (cmd_xbar_demux_001_src14_endofpacket), // .endofpacket
- .src15_ready (cmd_xbar_demux_001_src15_ready), // src15.ready
- .src15_valid (cmd_xbar_demux_001_src15_valid), // .valid
- .src15_data (cmd_xbar_demux_001_src15_data), // .data
- .src15_channel (cmd_xbar_demux_001_src15_channel), // .channel
- .src15_startofpacket (cmd_xbar_demux_001_src15_startofpacket), // .startofpacket
- .src15_endofpacket (cmd_xbar_demux_001_src15_endofpacket), // .endofpacket
- .src16_ready (cmd_xbar_demux_001_src16_ready), // src16.ready
- .src16_valid (cmd_xbar_demux_001_src16_valid), // .valid
- .src16_data (cmd_xbar_demux_001_src16_data), // .data
- .src16_channel (cmd_xbar_demux_001_src16_channel), // .channel
- .src16_startofpacket (cmd_xbar_demux_001_src16_startofpacket), // .startofpacket
- .src16_endofpacket (cmd_xbar_demux_001_src16_endofpacket), // .endofpacket
- .src17_ready (cmd_xbar_demux_001_src17_ready), // src17.ready
- .src17_valid (cmd_xbar_demux_001_src17_valid), // .valid
- .src17_data (cmd_xbar_demux_001_src17_data), // .data
- .src17_channel (cmd_xbar_demux_001_src17_channel), // .channel
- .src17_startofpacket (cmd_xbar_demux_001_src17_startofpacket), // .startofpacket
- .src17_endofpacket (cmd_xbar_demux_001_src17_endofpacket) // .endofpacket
- );
-
- nios_system_cmd_xbar_mux cmd_xbar_mux (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (cmd_xbar_mux_src_ready), // src.ready
- .src_valid (cmd_xbar_mux_src_valid), // .valid
- .src_data (cmd_xbar_mux_src_data), // .data
- .src_channel (cmd_xbar_mux_src_channel), // .channel
- .src_startofpacket (cmd_xbar_mux_src_startofpacket), // .startofpacket
- .src_endofpacket (cmd_xbar_mux_src_endofpacket), // .endofpacket
- .sink0_ready (cmd_xbar_demux_src0_ready), // sink0.ready
- .sink0_valid (cmd_xbar_demux_src0_valid), // .valid
- .sink0_channel (cmd_xbar_demux_src0_channel), // .channel
- .sink0_data (cmd_xbar_demux_src0_data), // .data
- .sink0_startofpacket (cmd_xbar_demux_src0_startofpacket), // .startofpacket
- .sink0_endofpacket (cmd_xbar_demux_src0_endofpacket), // .endofpacket
- .sink1_ready (cmd_xbar_demux_001_src0_ready), // sink1.ready
- .sink1_valid (cmd_xbar_demux_001_src0_valid), // .valid
- .sink1_channel (cmd_xbar_demux_001_src0_channel), // .channel
- .sink1_data (cmd_xbar_demux_001_src0_data), // .data
- .sink1_startofpacket (cmd_xbar_demux_001_src0_startofpacket), // .startofpacket
- .sink1_endofpacket (cmd_xbar_demux_001_src0_endofpacket) // .endofpacket
- );
-
- nios_system_cmd_xbar_mux cmd_xbar_mux_001 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (cmd_xbar_mux_001_src_ready), // src.ready
- .src_valid (cmd_xbar_mux_001_src_valid), // .valid
- .src_data (cmd_xbar_mux_001_src_data), // .data
- .src_channel (cmd_xbar_mux_001_src_channel), // .channel
- .src_startofpacket (cmd_xbar_mux_001_src_startofpacket), // .startofpacket
- .src_endofpacket (cmd_xbar_mux_001_src_endofpacket), // .endofpacket
- .sink0_ready (cmd_xbar_demux_src1_ready), // sink0.ready
- .sink0_valid (cmd_xbar_demux_src1_valid), // .valid
- .sink0_channel (cmd_xbar_demux_src1_channel), // .channel
- .sink0_data (cmd_xbar_demux_src1_data), // .data
- .sink0_startofpacket (cmd_xbar_demux_src1_startofpacket), // .startofpacket
- .sink0_endofpacket (cmd_xbar_demux_src1_endofpacket), // .endofpacket
- .sink1_ready (cmd_xbar_demux_001_src1_ready), // sink1.ready
- .sink1_valid (cmd_xbar_demux_001_src1_valid), // .valid
- .sink1_channel (cmd_xbar_demux_001_src1_channel), // .channel
- .sink1_data (cmd_xbar_demux_001_src1_data), // .data
- .sink1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), // .startofpacket
- .sink1_endofpacket (cmd_xbar_demux_001_src1_endofpacket) // .endofpacket
- );
-
- nios_system_cmd_xbar_demux rsp_xbar_demux (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_src_ready), // sink.ready
- .sink_channel (id_router_src_channel), // .channel
- .sink_data (id_router_src_data), // .data
- .sink_startofpacket (id_router_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_src_endofpacket), // .endofpacket
- .sink_valid (id_router_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_src0_data), // .data
- .src0_channel (rsp_xbar_demux_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_src0_endofpacket), // .endofpacket
- .src1_ready (rsp_xbar_demux_src1_ready), // src1.ready
- .src1_valid (rsp_xbar_demux_src1_valid), // .valid
- .src1_data (rsp_xbar_demux_src1_data), // .data
- .src1_channel (rsp_xbar_demux_src1_channel), // .channel
- .src1_startofpacket (rsp_xbar_demux_src1_startofpacket), // .startofpacket
- .src1_endofpacket (rsp_xbar_demux_src1_endofpacket) // .endofpacket
- );
-
- nios_system_cmd_xbar_demux rsp_xbar_demux_001 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_001_src_ready), // sink.ready
- .sink_channel (id_router_001_src_channel), // .channel
- .sink_data (id_router_001_src_data), // .data
- .sink_startofpacket (id_router_001_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_001_src_endofpacket), // .endofpacket
- .sink_valid (id_router_001_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_001_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_001_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_001_src0_data), // .data
- .src0_channel (rsp_xbar_demux_001_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_001_src0_endofpacket), // .endofpacket
- .src1_ready (rsp_xbar_demux_001_src1_ready), // src1.ready
- .src1_valid (rsp_xbar_demux_001_src1_valid), // .valid
- .src1_data (rsp_xbar_demux_001_src1_data), // .data
- .src1_channel (rsp_xbar_demux_001_src1_channel), // .channel
- .src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket), // .startofpacket
- .src1_endofpacket (rsp_xbar_demux_001_src1_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_002 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_002_src_ready), // sink.ready
- .sink_channel (id_router_002_src_channel), // .channel
- .sink_data (id_router_002_src_data), // .data
- .sink_startofpacket (id_router_002_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_002_src_endofpacket), // .endofpacket
- .sink_valid (id_router_002_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_002_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_002_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_002_src0_data), // .data
- .src0_channel (rsp_xbar_demux_002_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_002_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_003 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_003_src_ready), // sink.ready
- .sink_channel (id_router_003_src_channel), // .channel
- .sink_data (id_router_003_src_data), // .data
- .sink_startofpacket (id_router_003_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_003_src_endofpacket), // .endofpacket
- .sink_valid (id_router_003_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_003_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_003_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_003_src0_data), // .data
- .src0_channel (rsp_xbar_demux_003_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_003_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_004 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_004_src_ready), // sink.ready
- .sink_channel (id_router_004_src_channel), // .channel
- .sink_data (id_router_004_src_data), // .data
- .sink_startofpacket (id_router_004_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_004_src_endofpacket), // .endofpacket
- .sink_valid (id_router_004_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_004_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_004_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_004_src0_data), // .data
- .src0_channel (rsp_xbar_demux_004_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_004_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_005 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_005_src_ready), // sink.ready
- .sink_channel (id_router_005_src_channel), // .channel
- .sink_data (id_router_005_src_data), // .data
- .sink_startofpacket (id_router_005_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_005_src_endofpacket), // .endofpacket
- .sink_valid (id_router_005_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_005_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_005_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_005_src0_data), // .data
- .src0_channel (rsp_xbar_demux_005_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_005_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_006 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_006_src_ready), // sink.ready
- .sink_channel (id_router_006_src_channel), // .channel
- .sink_data (id_router_006_src_data), // .data
- .sink_startofpacket (id_router_006_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_006_src_endofpacket), // .endofpacket
- .sink_valid (id_router_006_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_006_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_006_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_006_src0_data), // .data
- .src0_channel (rsp_xbar_demux_006_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_006_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_007 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_007_src_ready), // sink.ready
- .sink_channel (id_router_007_src_channel), // .channel
- .sink_data (id_router_007_src_data), // .data
- .sink_startofpacket (id_router_007_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_007_src_endofpacket), // .endofpacket
- .sink_valid (id_router_007_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_007_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_007_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_007_src0_data), // .data
- .src0_channel (rsp_xbar_demux_007_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_007_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_007_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_008 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_008_src_ready), // sink.ready
- .sink_channel (id_router_008_src_channel), // .channel
- .sink_data (id_router_008_src_data), // .data
- .sink_startofpacket (id_router_008_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_008_src_endofpacket), // .endofpacket
- .sink_valid (id_router_008_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_008_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_008_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_008_src0_data), // .data
- .src0_channel (rsp_xbar_demux_008_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_008_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_008_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_009 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_009_src_ready), // sink.ready
- .sink_channel (id_router_009_src_channel), // .channel
- .sink_data (id_router_009_src_data), // .data
- .sink_startofpacket (id_router_009_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_009_src_endofpacket), // .endofpacket
- .sink_valid (id_router_009_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_009_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_009_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_009_src0_data), // .data
- .src0_channel (rsp_xbar_demux_009_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_009_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_009_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_010 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_010_src_ready), // sink.ready
- .sink_channel (id_router_010_src_channel), // .channel
- .sink_data (id_router_010_src_data), // .data
- .sink_startofpacket (id_router_010_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_010_src_endofpacket), // .endofpacket
- .sink_valid (id_router_010_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_010_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_010_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_010_src0_data), // .data
- .src0_channel (rsp_xbar_demux_010_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_010_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_010_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_011 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_011_src_ready), // sink.ready
- .sink_channel (id_router_011_src_channel), // .channel
- .sink_data (id_router_011_src_data), // .data
- .sink_startofpacket (id_router_011_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_011_src_endofpacket), // .endofpacket
- .sink_valid (id_router_011_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_011_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_011_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_011_src0_data), // .data
- .src0_channel (rsp_xbar_demux_011_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_011_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_011_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_012 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_012_src_ready), // sink.ready
- .sink_channel (id_router_012_src_channel), // .channel
- .sink_data (id_router_012_src_data), // .data
- .sink_startofpacket (id_router_012_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_012_src_endofpacket), // .endofpacket
- .sink_valid (id_router_012_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_012_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_012_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_012_src0_data), // .data
- .src0_channel (rsp_xbar_demux_012_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_012_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_012_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_013 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_013_src_ready), // sink.ready
- .sink_channel (id_router_013_src_channel), // .channel
- .sink_data (id_router_013_src_data), // .data
- .sink_startofpacket (id_router_013_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_013_src_endofpacket), // .endofpacket
- .sink_valid (id_router_013_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_013_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_013_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_013_src0_data), // .data
- .src0_channel (rsp_xbar_demux_013_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_013_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_013_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_014 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_014_src_ready), // sink.ready
- .sink_channel (id_router_014_src_channel), // .channel
- .sink_data (id_router_014_src_data), // .data
- .sink_startofpacket (id_router_014_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_014_src_endofpacket), // .endofpacket
- .sink_valid (id_router_014_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_014_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_014_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_014_src0_data), // .data
- .src0_channel (rsp_xbar_demux_014_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_014_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_014_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_015 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_015_src_ready), // sink.ready
- .sink_channel (id_router_015_src_channel), // .channel
- .sink_data (id_router_015_src_data), // .data
- .sink_startofpacket (id_router_015_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_015_src_endofpacket), // .endofpacket
- .sink_valid (id_router_015_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_015_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_015_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_015_src0_data), // .data
- .src0_channel (rsp_xbar_demux_015_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_015_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_015_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_016 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_016_src_ready), // sink.ready
- .sink_channel (id_router_016_src_channel), // .channel
- .sink_data (id_router_016_src_data), // .data
- .sink_startofpacket (id_router_016_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_016_src_endofpacket), // .endofpacket
- .sink_valid (id_router_016_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_016_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_016_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_016_src0_data), // .data
- .src0_channel (rsp_xbar_demux_016_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_016_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_016_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_demux_002 rsp_xbar_demux_017 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .sink_ready (id_router_017_src_ready), // sink.ready
- .sink_channel (id_router_017_src_channel), // .channel
- .sink_data (id_router_017_src_data), // .data
- .sink_startofpacket (id_router_017_src_startofpacket), // .startofpacket
- .sink_endofpacket (id_router_017_src_endofpacket), // .endofpacket
- .sink_valid (id_router_017_src_valid), // .valid
- .src0_ready (rsp_xbar_demux_017_src0_ready), // src0.ready
- .src0_valid (rsp_xbar_demux_017_src0_valid), // .valid
- .src0_data (rsp_xbar_demux_017_src0_data), // .data
- .src0_channel (rsp_xbar_demux_017_src0_channel), // .channel
- .src0_startofpacket (rsp_xbar_demux_017_src0_startofpacket), // .startofpacket
- .src0_endofpacket (rsp_xbar_demux_017_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_mux rsp_xbar_mux (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (rsp_xbar_mux_src_ready), // src.ready
- .src_valid (rsp_xbar_mux_src_valid), // .valid
- .src_data (rsp_xbar_mux_src_data), // .data
- .src_channel (rsp_xbar_mux_src_channel), // .channel
- .src_startofpacket (rsp_xbar_mux_src_startofpacket), // .startofpacket
- .src_endofpacket (rsp_xbar_mux_src_endofpacket), // .endofpacket
- .sink0_ready (rsp_xbar_demux_src0_ready), // sink0.ready
- .sink0_valid (rsp_xbar_demux_src0_valid), // .valid
- .sink0_channel (rsp_xbar_demux_src0_channel), // .channel
- .sink0_data (rsp_xbar_demux_src0_data), // .data
- .sink0_startofpacket (rsp_xbar_demux_src0_startofpacket), // .startofpacket
- .sink0_endofpacket (rsp_xbar_demux_src0_endofpacket), // .endofpacket
- .sink1_ready (rsp_xbar_demux_001_src0_ready), // sink1.ready
- .sink1_valid (rsp_xbar_demux_001_src0_valid), // .valid
- .sink1_channel (rsp_xbar_demux_001_src0_channel), // .channel
- .sink1_data (rsp_xbar_demux_001_src0_data), // .data
- .sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket), // .startofpacket
- .sink1_endofpacket (rsp_xbar_demux_001_src0_endofpacket) // .endofpacket
- );
-
- nios_system_rsp_xbar_mux_001 rsp_xbar_mux_001 (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .src_ready (rsp_xbar_mux_001_src_ready), // src.ready
- .src_valid (rsp_xbar_mux_001_src_valid), // .valid
- .src_data (rsp_xbar_mux_001_src_data), // .data
- .src_channel (rsp_xbar_mux_001_src_channel), // .channel
- .src_startofpacket (rsp_xbar_mux_001_src_startofpacket), // .startofpacket
- .src_endofpacket (rsp_xbar_mux_001_src_endofpacket), // .endofpacket
- .sink0_ready (rsp_xbar_demux_src1_ready), // sink0.ready
- .sink0_valid (rsp_xbar_demux_src1_valid), // .valid
- .sink0_channel (rsp_xbar_demux_src1_channel), // .channel
- .sink0_data (rsp_xbar_demux_src1_data), // .data
- .sink0_startofpacket (rsp_xbar_demux_src1_startofpacket), // .startofpacket
- .sink0_endofpacket (rsp_xbar_demux_src1_endofpacket), // .endofpacket
- .sink1_ready (rsp_xbar_demux_001_src1_ready), // sink1.ready
- .sink1_valid (rsp_xbar_demux_001_src1_valid), // .valid
- .sink1_channel (rsp_xbar_demux_001_src1_channel), // .channel
- .sink1_data (rsp_xbar_demux_001_src1_data), // .data
- .sink1_startofpacket (rsp_xbar_demux_001_src1_startofpacket), // .startofpacket
- .sink1_endofpacket (rsp_xbar_demux_001_src1_endofpacket), // .endofpacket
- .sink2_ready (rsp_xbar_demux_002_src0_ready), // sink2.ready
- .sink2_valid (rsp_xbar_demux_002_src0_valid), // .valid
- .sink2_channel (rsp_xbar_demux_002_src0_channel), // .channel
- .sink2_data (rsp_xbar_demux_002_src0_data), // .data
- .sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket), // .startofpacket
- .sink2_endofpacket (rsp_xbar_demux_002_src0_endofpacket), // .endofpacket
- .sink3_ready (rsp_xbar_demux_003_src0_ready), // sink3.ready
- .sink3_valid (rsp_xbar_demux_003_src0_valid), // .valid
- .sink3_channel (rsp_xbar_demux_003_src0_channel), // .channel
- .sink3_data (rsp_xbar_demux_003_src0_data), // .data
- .sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket), // .startofpacket
- .sink3_endofpacket (rsp_xbar_demux_003_src0_endofpacket), // .endofpacket
- .sink4_ready (rsp_xbar_demux_004_src0_ready), // sink4.ready
- .sink4_valid (rsp_xbar_demux_004_src0_valid), // .valid
- .sink4_channel (rsp_xbar_demux_004_src0_channel), // .channel
- .sink4_data (rsp_xbar_demux_004_src0_data), // .data
- .sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket), // .startofpacket
- .sink4_endofpacket (rsp_xbar_demux_004_src0_endofpacket), // .endofpacket
- .sink5_ready (rsp_xbar_demux_005_src0_ready), // sink5.ready
- .sink5_valid (rsp_xbar_demux_005_src0_valid), // .valid
- .sink5_channel (rsp_xbar_demux_005_src0_channel), // .channel
- .sink5_data (rsp_xbar_demux_005_src0_data), // .data
- .sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket), // .startofpacket
- .sink5_endofpacket (rsp_xbar_demux_005_src0_endofpacket), // .endofpacket
- .sink6_ready (rsp_xbar_demux_006_src0_ready), // sink6.ready
- .sink6_valid (rsp_xbar_demux_006_src0_valid), // .valid
- .sink6_channel (rsp_xbar_demux_006_src0_channel), // .channel
- .sink6_data (rsp_xbar_demux_006_src0_data), // .data
- .sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket), // .startofpacket
- .sink6_endofpacket (rsp_xbar_demux_006_src0_endofpacket), // .endofpacket
- .sink7_ready (rsp_xbar_demux_007_src0_ready), // sink7.ready
- .sink7_valid (rsp_xbar_demux_007_src0_valid), // .valid
- .sink7_channel (rsp_xbar_demux_007_src0_channel), // .channel
- .sink7_data (rsp_xbar_demux_007_src0_data), // .data
- .sink7_startofpacket (rsp_xbar_demux_007_src0_startofpacket), // .startofpacket
- .sink7_endofpacket (rsp_xbar_demux_007_src0_endofpacket), // .endofpacket
- .sink8_ready (rsp_xbar_demux_008_src0_ready), // sink8.ready
- .sink8_valid (rsp_xbar_demux_008_src0_valid), // .valid
- .sink8_channel (rsp_xbar_demux_008_src0_channel), // .channel
- .sink8_data (rsp_xbar_demux_008_src0_data), // .data
- .sink8_startofpacket (rsp_xbar_demux_008_src0_startofpacket), // .startofpacket
- .sink8_endofpacket (rsp_xbar_demux_008_src0_endofpacket), // .endofpacket
- .sink9_ready (rsp_xbar_demux_009_src0_ready), // sink9.ready
- .sink9_valid (rsp_xbar_demux_009_src0_valid), // .valid
- .sink9_channel (rsp_xbar_demux_009_src0_channel), // .channel
- .sink9_data (rsp_xbar_demux_009_src0_data), // .data
- .sink9_startofpacket (rsp_xbar_demux_009_src0_startofpacket), // .startofpacket
- .sink9_endofpacket (rsp_xbar_demux_009_src0_endofpacket), // .endofpacket
- .sink10_ready (rsp_xbar_demux_010_src0_ready), // sink10.ready
- .sink10_valid (rsp_xbar_demux_010_src0_valid), // .valid
- .sink10_channel (rsp_xbar_demux_010_src0_channel), // .channel
- .sink10_data (rsp_xbar_demux_010_src0_data), // .data
- .sink10_startofpacket (rsp_xbar_demux_010_src0_startofpacket), // .startofpacket
- .sink10_endofpacket (rsp_xbar_demux_010_src0_endofpacket), // .endofpacket
- .sink11_ready (rsp_xbar_demux_011_src0_ready), // sink11.ready
- .sink11_valid (rsp_xbar_demux_011_src0_valid), // .valid
- .sink11_channel (rsp_xbar_demux_011_src0_channel), // .channel
- .sink11_data (rsp_xbar_demux_011_src0_data), // .data
- .sink11_startofpacket (rsp_xbar_demux_011_src0_startofpacket), // .startofpacket
- .sink11_endofpacket (rsp_xbar_demux_011_src0_endofpacket), // .endofpacket
- .sink12_ready (rsp_xbar_demux_012_src0_ready), // sink12.ready
- .sink12_valid (rsp_xbar_demux_012_src0_valid), // .valid
- .sink12_channel (rsp_xbar_demux_012_src0_channel), // .channel
- .sink12_data (rsp_xbar_demux_012_src0_data), // .data
- .sink12_startofpacket (rsp_xbar_demux_012_src0_startofpacket), // .startofpacket
- .sink12_endofpacket (rsp_xbar_demux_012_src0_endofpacket), // .endofpacket
- .sink13_ready (rsp_xbar_demux_013_src0_ready), // sink13.ready
- .sink13_valid (rsp_xbar_demux_013_src0_valid), // .valid
- .sink13_channel (rsp_xbar_demux_013_src0_channel), // .channel
- .sink13_data (rsp_xbar_demux_013_src0_data), // .data
- .sink13_startofpacket (rsp_xbar_demux_013_src0_startofpacket), // .startofpacket
- .sink13_endofpacket (rsp_xbar_demux_013_src0_endofpacket), // .endofpacket
- .sink14_ready (rsp_xbar_demux_014_src0_ready), // sink14.ready
- .sink14_valid (rsp_xbar_demux_014_src0_valid), // .valid
- .sink14_channel (rsp_xbar_demux_014_src0_channel), // .channel
- .sink14_data (rsp_xbar_demux_014_src0_data), // .data
- .sink14_startofpacket (rsp_xbar_demux_014_src0_startofpacket), // .startofpacket
- .sink14_endofpacket (rsp_xbar_demux_014_src0_endofpacket), // .endofpacket
- .sink15_ready (rsp_xbar_demux_015_src0_ready), // sink15.ready
- .sink15_valid (rsp_xbar_demux_015_src0_valid), // .valid
- .sink15_channel (rsp_xbar_demux_015_src0_channel), // .channel
- .sink15_data (rsp_xbar_demux_015_src0_data), // .data
- .sink15_startofpacket (rsp_xbar_demux_015_src0_startofpacket), // .startofpacket
- .sink15_endofpacket (rsp_xbar_demux_015_src0_endofpacket), // .endofpacket
- .sink16_ready (rsp_xbar_demux_016_src0_ready), // sink16.ready
- .sink16_valid (rsp_xbar_demux_016_src0_valid), // .valid
- .sink16_channel (rsp_xbar_demux_016_src0_channel), // .channel
- .sink16_data (rsp_xbar_demux_016_src0_data), // .data
- .sink16_startofpacket (rsp_xbar_demux_016_src0_startofpacket), // .startofpacket
- .sink16_endofpacket (rsp_xbar_demux_016_src0_endofpacket), // .endofpacket
- .sink17_ready (rsp_xbar_demux_017_src0_ready), // sink17.ready
- .sink17_valid (rsp_xbar_demux_017_src0_valid), // .valid
- .sink17_channel (rsp_xbar_demux_017_src0_channel), // .channel
- .sink17_data (rsp_xbar_demux_017_src0_data), // .data
- .sink17_startofpacket (rsp_xbar_demux_017_src0_startofpacket), // .startofpacket
- .sink17_endofpacket (rsp_xbar_demux_017_src0_endofpacket) // .endofpacket
- );
-
- nios_system_irq_mapper irq_mapper (
- .clk (clk_clk), // clk.clk
- .reset (rst_controller_reset_out_reset), // clk_reset.reset
- .receiver0_irq (irq_mapper_receiver0_irq), // receiver0.irq
- .sender_irq (nios2_processor_d_irq_irq) // sender.irq
- );
-
-endmodule
diff --git a/db/ip/nios_system/nios_system__report.html b/db/ip/nios_system/nios_system__report.html
deleted file mode 100644
index 223f088..0000000
--- a/db/ip/nios_system/nios_system__report.html
+++ /dev/null
@@ -1,4862 +0,0 @@
-
-
-
-
- datasheet for nios_system
-
-
-
-
-
- nios_system |
-
-
-
- |
-
-
-
-
- 2016.12.22.10:07:17 |
- Datasheet |
-
-
-
- Overview
-
-
-
-
- clk_0 |
- nios_system |
-
-
- |
-
-
-
-
-
-
- Memory Map
-
-
- |
-
- nios2_processor
-
- |
-
-
- data_master |
- instruction_master |
-
-
-
- nios2_processor
-
- |
- |
- |
-
-
- jtag_debug_module |
- 0x00040800 |
- 0x00040800 |
-
-
-
- onchip_memory
-
- |
- |
- |
-
-
- s1 |
- 0x00000000 |
- 0x00000000 |
-
-
-
- jtag_uart
-
- |
- |
- |
-
-
- avalon_jtag_slave |
- 0x00041100 |
- |
-
-
-
- LEDs
-
- |
- |
- |
-
-
- s1 |
- 0x000410f0 |
- |
-
-
-
- LEDRs
-
- |
- |
- |
-
-
- s1 |
- 0x000410e0 |
- |
-
-
-
- switches
-
- |
- |
- |
-
-
- s1 |
- 0x000410d0 |
- |
-
-
-
- push_switches
-
- |
- |
- |
-
-
- s1 |
- 0x000410c0 |
- |
-
-
-
- hex0
-
- |
- |
- |
-
-
- s1 |
- 0x000410b0 |
- |
-
-
-
- hex1
-
- |
- |
- |
-
-
- s1 |
- 0x000410a0 |
- |
-
-
-
- hex2
-
- |
- |
- |
-
-
- s1 |
- 0x00041090 |
- |
-
-
-
- hex3
-
- |
- |
- |
-
-
- s1 |
- 0x00041080 |
- |
-
-
-
- hex4
-
- |
- |
- |
-
-
- s1 |
- 0x00041070 |
- |
-
-
-
- hex5
-
- |
- |
- |
-
-
- s1 |
- 0x00041060 |
- |
-
-
-
- hex6
-
- |
- |
- |
-
-
- s1 |
- 0x00041050 |
- |
-
-
-
- hex7
-
- |
- |
- |
-
-
- s1 |
- 0x00041040 |
- |
-
-
-
- lcd_16207_0
-
- |
- |
- |
-
-
- control_slave |
- 0x00041030 |
- |
-
-
-
- lcd_on
-
- |
- |
- |
-
-
- s1 |
- 0x00041010 |
- |
-
-
-
- lcd_blon
-
- |
- |
- |
-
-
- s1 |
- 0x00041020 |
- |
-
-
-
-
-
-
clk_0
clock_source v13.0
-
-
-
-
-
-
- Parameters
-
-
- clockFrequency |
- 50000000 |
-
-
- clockFrequencyKnown |
- true |
-
-
- inputClockFrequency |
- 0 |
-
-
- resetSynchronousEdges |
- NONE |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments(none) |
-
-
-
-
-
-
-
nios2_processor
altera_nios2_qsys v13.0
-
-
-
-
-
- clk_0
- |
- clk |
- nios2_processor |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset_n |
-
-
- |
- |
- jtag_debug_module_reset |
-
- onchip_memory
- |
-
-
- |
- |
- reset1 |
-
-
- |
- |
- instruction_master |
-
-
- |
- |
- s1 |
-
-
- |
- |
- data_master |
-
-
- |
- |
- s1 |
-
-
- |
-
-
- |
- |
- jtag_debug_module_reset |
-
- jtag_uart
- |
-
-
- |
- |
- reset |
-
-
- |
- |
- d_irq |
-
-
- |
- |
- irq |
-
-
- |
- |
- data_master |
-
-
- |
- |
- avalon_jtag_slave |
-
-
- |
-
-
- |
- |
- jtag_debug_module_reset |
-
- LEDs
- |
-
-
- |
- |
- reset |
-
-
- |
- |
- data_master |
-
-
- |
- |
- s1 |
-
-
- |
-
-
- |
- |
- data_master |
-
- LEDRs
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- jtag_debug_module_reset |
-
- switches
- |
-
-
- |
- |
- reset |
-
-
- |
- |
- data_master |
-
-
- |
- |
- s1 |
-
-
- |
-
-
- |
- |
- data_master |
-
- push_switches
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex0
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex1
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex2
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex3
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex4
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex5
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex6
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- data_master |
-
- hex7
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- jtag_debug_module_reset |
-
- lcd_16207_0
- |
-
-
- |
- |
- reset |
-
-
- |
- |
- data_master |
-
-
- |
- |
- control_slave |
-
-
- |
-
-
- |
- |
- data_master |
-
- lcd_on
- |
-
-
- |
- |
- s1 |
-
-
- |
- |
- jtag_debug_module_reset |
-
-
- |
- |
- reset |
-
-
- |
-
-
- |
- |
- jtag_debug_module_reset |
-
- lcd_blon
- |
-
-
- |
- |
- reset |
-
-
- |
- |
- data_master |
-
-
- |
- |
- s1 |
-
-
-
-
-
-
-
-
- Parameters
-
-
- setting_showUnpublishedSettings |
- false |
-
-
- setting_showInternalSettings |
- false |
-
-
- setting_preciseSlaveAccessErrorException |
- false |
-
-
- setting_preciseIllegalMemAccessException |
- false |
-
-
- setting_preciseDivisionErrorException |
- false |
-
-
- setting_performanceCounter |
- false |
-
-
- setting_illegalMemAccessDetection |
- false |
-
-
- setting_illegalInstructionsTrap |
- false |
-
-
- setting_fullWaveformSignals |
- false |
-
-
- setting_extraExceptionInfo |
- false |
-
-
- setting_exportPCB |
- false |
-
-
- setting_debugSimGen |
- false |
-
-
- setting_clearXBitsLDNonBypass |
- true |
-
-
- setting_bit31BypassDCache |
- true |
-
-
- setting_bigEndian |
- false |
-
-
- setting_export_large_RAMs |
- false |
-
-
- setting_asic_enabled |
- false |
-
-
- setting_asic_synopsys_translate_on_off |
- false |
-
-
- setting_oci_export_jtag_signals |
- false |
-
-
- setting_bhtIndexPcOnly |
- false |
-
-
- setting_avalonDebugPortPresent |
- false |
-
-
- setting_alwaysEncrypt |
- true |
-
-
- setting_allowFullAddressRange |
- false |
-
-
- setting_activateTrace |
- true |
-
-
- setting_activateTestEndChecker |
- false |
-
-
- setting_activateMonitors |
- true |
-
-
- setting_activateModelChecker |
- false |
-
-
- setting_HDLSimCachesCleared |
- true |
-
-
- setting_HBreakTest |
- false |
-
-
- muldiv_divider |
- false |
-
-
- mpu_useLimit |
- false |
-
-
- mpu_enabled |
- false |
-
-
- mmu_enabled |
- false |
-
-
- mmu_autoAssignTlbPtrSz |
- true |
-
-
- manuallyAssignCpuID |
- true |
-
-
- debug_triggerArming |
- true |
-
-
- debug_embeddedPLL |
- true |
-
-
- debug_debugReqSignals |
- false |
-
-
- debug_assignJtagInstanceID |
- false |
-
-
- dcache_omitDataMaster |
- false |
-
-
- cpuReset |
- false |
-
-
- is_hardcopy_compatible |
- false |
-
-
- setting_shadowRegisterSets |
- 0 |
-
-
- mpu_numOfInstRegion |
- 8 |
-
-
- mpu_numOfDataRegion |
- 8 |
-
-
- mmu_TLBMissExcOffset |
- 0 |
-
-
- debug_jtagInstanceID |
- 0 |
-
-
- resetOffset |
- 0 |
-
-
- exceptionOffset |
- 32 |
-
-
- cpuID |
- 0 |
-
-
- cpuID_stored |
- 0 |
-
-
- breakOffset |
- 32 |
-
-
- userDefinedSettings |
- |
-
-
- resetSlave |
- onchip_memory.s1 |
-
-
- mmu_TLBMissExcSlave |
- None |
-
-
- exceptionSlave |
- onchip_memory.s1 |
-
-
- breakSlave |
- nios2_processor.jtag_debug_module |
-
-
- setting_perfCounterWidth |
- 32 |
-
-
- setting_interruptControllerType |
- Internal |
-
-
- setting_branchPredictionType |
- Automatic |
-
-
- setting_bhtPtrSz |
- 8 |
-
-
- muldiv_multiplierType |
- EmbeddedMulFast |
-
-
- mpu_minInstRegionSize |
- 12 |
-
-
- mpu_minDataRegionSize |
- 12 |
-
-
- mmu_uitlbNumEntries |
- 4 |
-
-
- mmu_udtlbNumEntries |
- 6 |
-
-
- mmu_tlbPtrSz |
- 7 |
-
-
- mmu_tlbNumWays |
- 16 |
-
-
- mmu_processIDNumBits |
- 8 |
-
-
- impl |
- Tiny |
-
-
- icache_size |
- 4096 |
-
-
- icache_tagramBlockType |
- Automatic |
-
-
- icache_ramBlockType |
- Automatic |
-
-
- icache_numTCIM |
- 0 |
-
-
- icache_burstType |
- None |
-
-
- dcache_bursts |
- false |
-
-
- dcache_victim_buf_impl |
- ram |
-
-
- debug_level |
- Level1 |
-
-
- debug_OCIOnchipTrace |
- _128 |
-
-
- dcache_size |
- 2048 |
-
-
- dcache_tagramBlockType |
- Automatic |
-
-
- dcache_ramBlockType |
- Automatic |
-
-
- dcache_numTCDM |
- 0 |
-
-
- dcache_lineSize |
- 32 |
-
-
- setting_exportvectors |
- false |
-
-
- setting_ecc_present |
- false |
-
-
- regfile_ramBlockType |
- Automatic |
-
-
- ocimem_ramBlockType |
- Automatic |
-
-
- mmu_ramBlockType |
- Automatic |
-
-
- bht_ramBlockType |
- Automatic |
-
-
- resetAbsoluteAddr |
- 0 |
-
-
- exceptionAbsoluteAddr |
- 32 |
-
-
- breakAbsoluteAddr |
- 264224 |
-
-
- mmu_TLBMissExcAbsAddr |
- 0 |
-
-
- dcache_bursts_derived |
- false |
-
-
- dcache_size_derived |
- 2048 |
-
-
- dcache_lineSize_derived |
- 32 |
-
-
- translate_on |
- "synthesis translate_on" |
-
-
- translate_off |
- "synthesis translate_off" |
-
-
- instAddrWidth |
- 19 |
-
-
- dataAddrWidth |
- 19 |
-
-
- tightlyCoupledDataMaster0AddrWidth |
- 1 |
-
-
- tightlyCoupledDataMaster1AddrWidth |
- 1 |
-
-
- tightlyCoupledDataMaster2AddrWidth |
- 1 |
-
-
- tightlyCoupledDataMaster3AddrWidth |
- 1 |
-
-
- tightlyCoupledInstructionMaster0AddrWidth |
- 1 |
-
-
- tightlyCoupledInstructionMaster1AddrWidth |
- 1 |
-
-
- tightlyCoupledInstructionMaster2AddrWidth |
- 1 |
-
-
- tightlyCoupledInstructionMaster3AddrWidth |
- 1 |
-
-
- instSlaveMapParam |
- <address-map><slave name='onchip_memory.s1' start='0x0' end='0x32000' /><slave name='nios2_processor.jtag_debug_module' start='0x40800' end='0x41000' /></address-map> |
-
-
- dataSlaveMapParam |
- <address-map><slave name='onchip_memory.s1' start='0x0' end='0x32000' /><slave name='nios2_processor.jtag_debug_module' start='0x40800' end='0x41000' /><slave name='lcd_on.s1' start='0x41010' end='0x41020' /><slave name='lcd_blon.s1' start='0x41020' end='0x41030' /><slave name='lcd_16207_0.control_slave' start='0x41030' end='0x41040' /><slave name='hex7.s1' start='0x41040' end='0x41050' /><slave name='hex6.s1' start='0x41050' end='0x41060' /><slave name='hex5.s1' start='0x41060' end='0x41070' /><slave name='hex4.s1' start='0x41070' end='0x41080' /><slave name='hex3.s1' start='0x41080' end='0x41090' /><slave name='hex2.s1' start='0x41090' end='0x410A0' /><slave name='hex1.s1' start='0x410A0' end='0x410B0' /><slave name='hex0.s1' start='0x410B0' end='0x410C0' /><slave name='push_switches.s1' start='0x410C0' end='0x410D0' /><slave name='switches.s1' start='0x410D0' end='0x410E0' /><slave name='LEDRs.s1' start='0x410E0' end='0x410F0' /><slave name='LEDs.s1' start='0x410F0' end='0x41100' /><slave name='jtag_uart.avalon_jtag_slave' start='0x41100' end='0x41108' /></address-map> |
-
-
- clockFrequency |
- 50000000 |
-
-
- deviceFamilyName |
- CYCLONEIVE |
-
-
- internalIrqMaskSystemInfo |
- 32 |
-
-
- customInstSlavesSystemInfo |
- <info/> |
-
-
- deviceFeaturesSystemInfo |
- ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 |
-
-
- tightlyCoupledDataMaster0MapParam |
- |
-
-
- tightlyCoupledDataMaster1MapParam |
- |
-
-
- tightlyCoupledDataMaster2MapParam |
- |
-
-
- tightlyCoupledDataMaster3MapParam |
- |
-
-
- tightlyCoupledInstructionMaster0MapParam |
- |
-
-
- tightlyCoupledInstructionMaster1MapParam |
- |
-
-
- tightlyCoupledInstructionMaster2MapParam |
- |
-
-
- tightlyCoupledInstructionMaster3MapParam |
- |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIG_ENDIAN |
- 0 |
-
-
- BREAK_ADDR |
- 0x00040820 |
-
-
- CPU_FREQ |
- 50000000u |
-
-
- CPU_ID_SIZE |
- 1 |
-
-
- CPU_ID_VALUE |
- 0x00000000 |
-
-
- CPU_IMPLEMENTATION |
- "tiny" |
-
-
- DATA_ADDR_WIDTH |
- 19 |
-
-
- DCACHE_LINE_SIZE |
- 0 |
-
-
- DCACHE_LINE_SIZE_LOG2 |
- 0 |
-
-
- DCACHE_SIZE |
- 0 |
-
-
- EXCEPTION_ADDR |
- 0x00000020 |
-
-
- FLUSHDA_SUPPORTED |
- |
-
-
- HARDWARE_DIVIDE_PRESENT |
- 0 |
-
-
- HARDWARE_MULTIPLY_PRESENT |
- 0 |
-
-
- HARDWARE_MULX_PRESENT |
- 0 |
-
-
- HAS_DEBUG_CORE |
- 1 |
-
-
- HAS_DEBUG_STUB |
- |
-
-
- HAS_JMPI_INSTRUCTION |
- |
-
-
- ICACHE_LINE_SIZE |
- 0 |
-
-
- ICACHE_LINE_SIZE_LOG2 |
- 0 |
-
-
- ICACHE_SIZE |
- 0 |
-
-
- INST_ADDR_WIDTH |
- 19 |
-
-
- RESET_ADDR |
- 0x00000000 |
-
-
- |
-
-
-
-
-
-
-
onchip_memory
altera_avalon_onchip_memory2 v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- onchip_memory |
-
-
- clk1 |
-
-
- clk_reset |
-
-
- reset1 |
-
-
- |
-
-
-
- nios2_processor
- |
- jtag_debug_module_reset |
-
-
- reset1 |
-
-
- instruction_master |
-
-
- s1 |
-
-
- data_master |
-
-
- s1 |
-
-
-
-
-
-
-
-
- Parameters
-
-
- allowInSystemMemoryContentEditor |
- false |
-
-
- blockType |
- AUTO |
-
-
- dataWidth |
- 32 |
-
-
- dualPort |
- false |
-
-
- initMemContent |
- true |
-
-
- initializationFileName |
- onchip_mem.hex |
-
-
- instanceID |
- NONE |
-
-
- memorySize |
- 204800 |
-
-
- readDuringWriteMode |
- DONT_CARE |
-
-
- simAllowMRAMContentsFile |
- false |
-
-
- simMemInitOnlyFilename |
- 0 |
-
-
- singleClockOperation |
- false |
-
-
- slave1Latency |
- 1 |
-
-
- slave2Latency |
- 1 |
-
-
- useNonDefaultInitFile |
- false |
-
-
- useShallowMemBlocks |
- false |
-
-
- writable |
- true |
-
-
- autoInitializationFileName |
- nios_system_onchip_memory |
-
-
- deviceFamily |
- CYCLONEIVE |
-
-
- deviceFeatures |
- ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 |
-
-
- derived_set_addr_width |
- 16 |
-
-
- derived_gui_ram_block_type |
- Automatic |
-
-
- derived_is_hardcopy |
- false |
-
-
- derived_init_file_name |
- nios_system_onchip_memory.hex |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR |
- 0 |
-
-
- ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE |
- 0 |
-
-
- CONTENTS_INFO |
- "" |
-
-
- DUAL_PORT |
- 0 |
-
-
- GUI_RAM_BLOCK_TYPE |
- AUTO |
-
-
- INIT_CONTENTS_FILE |
- nios_system_onchip_memory |
-
-
- INIT_MEM_CONTENT |
- 1 |
-
-
- INSTANCE_ID |
- NONE |
-
-
- NON_DEFAULT_INIT_FILE_ENABLED |
- 0 |
-
-
- RAM_BLOCK_TYPE |
- AUTO |
-
-
- READ_DURING_WRITE_MODE |
- DONT_CARE |
-
-
- SINGLE_CLOCK_OP |
- 0 |
-
-
- SIZE_MULTIPLE |
- 1 |
-
-
- SIZE_VALUE |
- 204800 |
-
-
- WRITABLE |
- 1 |
-
-
- |
-
-
-
-
-
-
-
jtag_uart
altera_avalon_jtag_uart v13.0.1.99.2
-
-
-
-
-
- nios2_processor
- |
- jtag_debug_module_reset |
- jtag_uart |
-
-
- reset |
-
-
- d_irq |
-
-
- irq |
-
-
- data_master |
-
-
- avalon_jtag_slave |
-
-
- |
-
-
-
- clk_0
- |
- clk_reset |
-
-
- reset |
-
-
- clk |
-
-
- clk |
-
-
-
-
-
-
-
-
- Parameters
-
-
- allowMultipleConnections |
- false |
-
-
- hubInstanceID |
- 0 |
-
-
- readBufferDepth |
- 64 |
-
-
- readIRQThreshold |
- 8 |
-
-
- simInputCharacterStream |
- |
-
-
- simInteractiveOptions |
- NO_INTERACTIVE_WINDOWS |
-
-
- useRegistersForReadBuffer |
- false |
-
-
- useRegistersForWriteBuffer |
- false |
-
-
- useRelativePathForSimFile |
- false |
-
-
- writeBufferDepth |
- 64 |
-
-
- writeIRQThreshold |
- 8 |
-
-
- avalonSpec |
- 2.0 |
-
-
- legacySignalAllow |
- false |
-
-
- enableInteractiveInput |
- false |
-
-
- enableInteractiveOutput |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- READ_DEPTH |
- 64 |
-
-
- READ_THRESHOLD |
- 8 |
-
-
- WRITE_DEPTH |
- 64 |
-
-
- WRITE_THRESHOLD |
- 8 |
-
-
- |
-
-
-
-
-
-
-
LEDs
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- LEDs |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- jtag_debug_module_reset |
-
-
- reset |
-
-
- data_master |
-
-
- s1 |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 8 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 8 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
LEDRs
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- LEDRs |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 18 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 18 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
switches
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- switches |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- jtag_debug_module_reset |
-
-
- reset |
-
-
- data_master |
-
-
- s1 |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Input |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 18 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- false |
-
-
- derived_has_in |
- true |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 18 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 1 |
-
-
- HAS_OUT |
- 0 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
push_switches
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- push_switches |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Input |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 3 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- false |
-
-
- derived_has_in |
- true |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 3 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 1 |
-
-
- HAS_OUT |
- 0 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex0
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex0 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex1
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex1 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex2
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex2 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex3
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex3 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex4
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex4 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex5
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex5 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex6
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex6 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
hex7
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- hex7 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 7 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 7 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
lcd_16207_0
altera_avalon_lcd_16207 v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- lcd_16207_0 |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- jtag_debug_module_reset |
-
-
- reset |
-
-
- data_master |
-
-
- control_slave |
-
-
-
-
-
-
-
-
- Parameters
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments(none) |
-
-
-
-
-
-
-
lcd_on
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- lcd_on |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- data_master |
-
-
- s1 |
-
-
- jtag_debug_module_reset |
-
-
- reset |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 1 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 1 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
-
-
lcd_blon
altera_avalon_pio v13.0.1.99.2
-
-
-
-
-
- clk_0
- |
- clk |
- lcd_blon |
-
-
- clk |
-
-
- clk_reset |
-
-
- reset |
-
-
- |
-
-
-
- nios2_processor
- |
- jtag_debug_module_reset |
-
-
- reset |
-
-
- data_master |
-
-
- s1 |
-
-
-
-
-
-
-
-
- Parameters
-
-
- bitClearingEdgeCapReg |
- false |
-
-
- bitModifyingOutReg |
- false |
-
-
- captureEdge |
- false |
-
-
- direction |
- Output |
-
-
- edgeType |
- RISING |
-
-
- generateIRQ |
- false |
-
-
- irqType |
- LEVEL |
-
-
- resetValue |
- 0 |
-
-
- simDoTestBenchWiring |
- false |
-
-
- simDrivenValue |
- 0 |
-
-
- width |
- 1 |
-
-
- clockRate |
- 50000000 |
-
-
- derived_has_tri |
- false |
-
-
- derived_has_out |
- true |
-
-
- derived_has_in |
- false |
-
-
- derived_do_test_bench_wiring |
- false |
-
-
- derived_capture |
- false |
-
-
- derived_edge_type |
- NONE |
-
-
- derived_irq_type |
- NONE |
-
-
- derived_has_irq |
- false |
-
-
- deviceFamily |
- UNKNOWN |
-
-
- generateLegacySim |
- false |
-
-
- |
-
-
-
-
-
- Software Assignments
-
-
- BIT_CLEARING_EDGE_REGISTER |
- 0 |
-
-
- BIT_MODIFYING_OUTPUT_REGISTER |
- 0 |
-
-
- CAPTURE |
- 0 |
-
-
- DATA_WIDTH |
- 1 |
-
-
- DO_TEST_BENCH_WIRING |
- 0 |
-
-
- DRIVEN_SIM_VALUE |
- 0 |
-
-
- EDGE_TYPE |
- NONE |
-
-
- FREQ |
- 50000000 |
-
-
- HAS_IN |
- 0 |
-
-
- HAS_OUT |
- 1 |
-
-
- HAS_TRI |
- 0 |
-
-
- IRQ_TYPE |
- NONE |
-
-
- RESET_VALUE |
- 0 |
-
-
- |
-
-
-
-
-
- generation took 0.00 seconds |
- rendering took 0.15 seconds |
-
-
-
-
diff --git a/db/ip/nios_system/nios_system__report.xml b/db/ip/nios_system/nios_system__report.xml
deleted file mode 100644
index 1cebda8..0000000
--- a/db/ip/nios_system/nios_system__report.xml
+++ /dev/null
@@ -1,2521 +0,0 @@
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 0 starting:nios_system "nios_system"
- Transform: PipelineBridgeSwap
- 19 modules, 75 connections]]>
- Transform: ClockCrossingBridgeSwap
- Transform: QsysBetaIPSwap
- Transform: CustomInstructionTransform
- No custom instruction connections, skipping transform
- Transform: MMTransform
- Transform: TranslatorTransform
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- 39 modules, 155 connections]]>
- Transform: IDPadTransform
- Transform: DomainTransform
- Transform merlin_domain_transform not run on matched interfaces nios2_processor.instruction_master and nios2_processor_instruction_master_translator.avalon_anti_master_0
- Transform merlin_domain_transform not run on matched interfaces nios2_processor.data_master and nios2_processor_data_master_translator.avalon_anti_master_0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- Transform merlin_domain_transform not run on matched interfaces nios2_processor_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_processor.jtag_debug_module
- Transform merlin_domain_transform not run on matched interfaces onchip_memory_s1_translator.avalon_anti_slave_0 and onchip_memory.s1
- Transform merlin_domain_transform not run on matched interfaces LEDs_s1_translator.avalon_anti_slave_0 and LEDs.s1
- Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave
- Transform merlin_domain_transform not run on matched interfaces LEDRs_s1_translator.avalon_anti_slave_0 and LEDRs.s1
- Transform merlin_domain_transform not run on matched interfaces switches_s1_translator.avalon_anti_slave_0 and switches.s1
- Transform merlin_domain_transform not run on matched interfaces push_switches_s1_translator.avalon_anti_slave_0 and push_switches.s1
- Transform merlin_domain_transform not run on matched interfaces hex0_s1_translator.avalon_anti_slave_0 and hex0.s1
- Transform merlin_domain_transform not run on matched interfaces hex1_s1_translator.avalon_anti_slave_0 and hex1.s1
- Transform merlin_domain_transform not run on matched interfaces hex2_s1_translator.avalon_anti_slave_0 and hex2.s1
- Transform merlin_domain_transform not run on matched interfaces hex3_s1_translator.avalon_anti_slave_0 and hex3.s1
- Transform merlin_domain_transform not run on matched interfaces hex4_s1_translator.avalon_anti_slave_0 and hex4.s1
- Transform merlin_domain_transform not run on matched interfaces hex5_s1_translator.avalon_anti_slave_0 and hex5.s1
- Transform merlin_domain_transform not run on matched interfaces hex6_s1_translator.avalon_anti_slave_0 and hex6.s1
- Transform merlin_domain_transform not run on matched interfaces hex7_s1_translator.avalon_anti_slave_0 and hex7.s1
- Transform merlin_domain_transform not run on matched interfaces lcd_16207_0_control_slave_translator.avalon_anti_slave_0 and lcd_16207_0.control_slave
- Transform merlin_domain_transform not run on matched interfaces lcd_on_s1_translator.avalon_anti_slave_0 and lcd_on.s1
- Transform merlin_domain_transform not run on matched interfaces lcd_blon_s1_translator.avalon_anti_slave_0 and lcd_blon.s1
- 78 modules, 423 connections]]>
- Transform: RouterTransform
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- 98 modules, 503 connections]]>
- Transform: TrafficLimiterTransform
- Transform: BurstTransform
- Transform: CombinedWidthTransform
- Transform: ResetAdaptation
-
-
-
- 99 modules, 390 connections]]>
- Transform: NetworkToSwitchTransform
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- 138 modules, 470 connections]]>
- Transform: WidthTransform
- Transform: RouterTableTransform
- Transform: ClockCrossingTransform
- Transform: PipelineTransform
- Transform: TrafficLimiterUpdateTransform
- 138 modules, 470 connections]]>
- Transform: InterruptMapperTransform
-
-
-
- 139 modules, 473 connections]]>
- Transform: InterruptSyncTransform
- Transform: InterruptFanoutTransform
- Transform: AvalonStreamingTransform
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
- nios_system" reuses altera_nios2_qsys "submodules/nios_system_nios2_processor"]]>
- nios_system" reuses altera_avalon_onchip_memory2 "submodules/nios_system_onchip_memory"]]>
- nios_system" reuses altera_avalon_jtag_uart "submodules/nios_system_jtag_uart"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_LEDs"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_LEDRs"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_switches"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_push_switches"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_hex0"]]>
- nios_system" reuses altera_avalon_lcd_16207 "submodules/nios_system_lcd_16207_0"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_lcd_on"]]>
- nios_system" reuses altera_avalon_pio "submodules/nios_system_lcd_on"]]>
- nios_system" reuses altera_merlin_master_translator "submodules/altera_merlin_master_translator"]]>
- nios_system" reuses altera_merlin_master_translator "submodules/altera_merlin_master_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"]]>
- nios_system" reuses altera_merlin_master_agent "submodules/altera_merlin_master_agent"]]>
- nios_system" reuses altera_merlin_master_agent "submodules/altera_merlin_master_agent"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"]]>
- nios_system" reuses altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_addr_router"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_addr_router_001"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_merlin_router "submodules/nios_system_id_router_002"]]>
- nios_system" reuses altera_reset_controller "submodules/altera_reset_controller"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux_001"]]>
- nios_system" reuses altera_merlin_multiplexer "submodules/nios_system_cmd_xbar_mux"]]>
- nios_system" reuses altera_merlin_multiplexer "submodules/nios_system_cmd_xbar_mux"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"]]>
- nios_system" reuses altera_merlin_multiplexer "submodules/nios_system_rsp_xbar_mux"]]>
- nios_system" reuses altera_merlin_multiplexer "submodules/nios_system_rsp_xbar_mux_001"]]>
- nios_system" reuses altera_irq_mapper "submodules/nios_system_irq_mapper"]]>
- queue size: 121 starting:altera_nios2_qsys "submodules/nios_system_nios2_processor"
- Starting RTL generation for module 'nios_system_nios2_processor'
- Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0001_nios2_processor_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0001_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl --do_build_sim=0 --bogus ]
- # 2016.12.22 10:07:23 (*) Starting Nios II generation
- # 2016.12.22 10:07:23 (*) Checking for plaintext license.
- # 2016.12.22 10:07:23 (*) Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
- # 2016.12.22 10:07:23 (*) Defaulting to contents of LM_LICENSE_FILE environment variable
- # 2016.12.22 10:07:23 (*) LM_LICENSE_FILE environment variable is empty
- # 2016.12.22 10:07:23 (*) Plaintext license not found.
- # 2016.12.22 10:07:23 (*) No license required to generate encrypted Nios II/e.
- # 2016.12.22 10:07:23 (*) Elaborating CPU configuration settings
- # 2016.12.22 10:07:23 (*) Creating all objects for CPU
- # 2016.12.22 10:07:24 (*) Generating RTL from CPU objects
- # 2016.12.22 10:07:24 (*) Creating plain-text RTL
- # 2016.12.22 10:07:26 (*) Done Nios II generation
- Done RTL generation for module 'nios_system_nios2_processor'
- nios_system" instantiated altera_nios2_qsys "nios2_processor"]]>
- queue size: 120 starting:altera_avalon_onchip_memory2 "submodules/nios_system_onchip_memory"
- Starting RTL generation for module 'nios_system_onchip_memory'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0002_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_onchip_memory'
- nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"]]>
- queue size: 119 starting:altera_avalon_jtag_uart "submodules/nios_system_jtag_uart"
- Starting RTL generation for module 'nios_system_jtag_uart'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0003_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_jtag_uart'
- nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"]]>
- queue size: 118 starting:altera_avalon_pio "submodules/nios_system_LEDs"
- Starting RTL generation for module 'nios_system_LEDs'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0004_LEDs_gen//nios_system_LEDs_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_LEDs'
- nios_system" instantiated altera_avalon_pio "LEDs"]]>
- queue size: 117 starting:altera_avalon_pio "submodules/nios_system_LEDRs"
- Starting RTL generation for module 'nios_system_LEDRs'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDRs --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0005_LEDRs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0005_LEDRs_gen//nios_system_LEDRs_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_LEDRs'
- nios_system" instantiated altera_avalon_pio "LEDRs"]]>
- queue size: 116 starting:altera_avalon_pio "submodules/nios_system_switches"
- Starting RTL generation for module 'nios_system_switches'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0006_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0006_switches_gen//nios_system_switches_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_switches'
- nios_system" instantiated altera_avalon_pio "switches"]]>
- queue size: 115 starting:altera_avalon_pio "submodules/nios_system_push_switches"
- Starting RTL generation for module 'nios_system_push_switches'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_push_switches --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0007_push_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0007_push_switches_gen//nios_system_push_switches_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_push_switches'
- nios_system" instantiated altera_avalon_pio "push_switches"]]>
- queue size: 114 starting:altera_avalon_pio "submodules/nios_system_hex0"
- Starting RTL generation for module 'nios_system_hex0'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hex0 --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0008_hex0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0008_hex0_gen//nios_system_hex0_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_hex0'
- nios_system" instantiated altera_avalon_pio "hex0"]]>
- queue size: 106 starting:altera_avalon_lcd_16207 "submodules/nios_system_lcd_16207_0"
- Starting RTL generation for module 'nios_system_lcd_16207_0'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios_system_lcd_16207_0 --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0009_lcd_16207_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0009_lcd_16207_0_gen//nios_system_lcd_16207_0_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_lcd_16207_0'
- nios_system" instantiated altera_avalon_lcd_16207 "lcd_16207_0"]]>
- queue size: 105 starting:altera_avalon_pio "submodules/nios_system_lcd_on"
- Starting RTL generation for module 'nios_system_lcd_on'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_lcd_on --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0010_lcd_on_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0010_lcd_on_gen//nios_system_lcd_on_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_lcd_on'
- nios_system" instantiated altera_avalon_pio "lcd_on"]]>
- queue size: 103 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"
- nios_system" instantiated altera_merlin_master_translator "nios2_processor_instruction_master_translator"]]>
- queue size: 101 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"
- nios_system" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"]]>
- queue size: 83 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"
- nios_system" instantiated altera_merlin_master_agent "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"]]>
- queue size: 81 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"
- nios_system" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"]]>
- queue size: 80 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"
- nios_system" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"]]>
- queue size: 45 starting:altera_merlin_router "submodules/nios_system_addr_router"
- nios_system" instantiated altera_merlin_router "addr_router"]]>
- queue size: 44 starting:altera_merlin_router "submodules/nios_system_addr_router_001"
- nios_system" instantiated altera_merlin_router "addr_router_001"]]>
- queue size: 43 starting:altera_merlin_router "submodules/nios_system_id_router"
- nios_system" instantiated altera_merlin_router "id_router"]]>
- queue size: 41 starting:altera_merlin_router "submodules/nios_system_id_router_002"
- nios_system" instantiated altera_merlin_router "id_router_002"]]>
- queue size: 25 starting:altera_reset_controller "submodules/altera_reset_controller"
- nios_system" instantiated altera_reset_controller "rst_controller"]]>
- queue size: 24 starting:altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux"
- nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"]]>
- queue size: 23 starting:altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux_001"
- nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"]]>
- queue size: 22 starting:altera_merlin_multiplexer "submodules/nios_system_cmd_xbar_mux"
- nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"]]>
- queue size: 18 starting:altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"
- nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"]]>
- queue size: 2 starting:altera_merlin_multiplexer "submodules/nios_system_rsp_xbar_mux"
- nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"]]>
- C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv]]>
- queue size: 1 starting:altera_merlin_multiplexer "submodules/nios_system_rsp_xbar_mux_001"
- nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"]]>
- C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv]]>
- queue size: 0 starting:altera_irq_mapper "submodules/nios_system_irq_mapper"
- nios_system" instantiated altera_irq_mapper "irq_mapper"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 121 starting:altera_nios2_qsys "submodules/nios_system_nios2_processor"
- Starting RTL generation for module 'nios_system_nios2_processor'
- Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0001_nios2_processor_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0001_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl --do_build_sim=0 --bogus ]
- # 2016.12.22 10:07:23 (*) Starting Nios II generation
- # 2016.12.22 10:07:23 (*) Checking for plaintext license.
- # 2016.12.22 10:07:23 (*) Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
- # 2016.12.22 10:07:23 (*) Defaulting to contents of LM_LICENSE_FILE environment variable
- # 2016.12.22 10:07:23 (*) LM_LICENSE_FILE environment variable is empty
- # 2016.12.22 10:07:23 (*) Plaintext license not found.
- # 2016.12.22 10:07:23 (*) No license required to generate encrypted Nios II/e.
- # 2016.12.22 10:07:23 (*) Elaborating CPU configuration settings
- # 2016.12.22 10:07:23 (*) Creating all objects for CPU
- # 2016.12.22 10:07:24 (*) Generating RTL from CPU objects
- # 2016.12.22 10:07:24 (*) Creating plain-text RTL
- # 2016.12.22 10:07:26 (*) Done Nios II generation
- Done RTL generation for module 'nios_system_nios2_processor'
- nios_system" instantiated altera_nios2_qsys "nios2_processor"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 120 starting:altera_avalon_onchip_memory2 "submodules/nios_system_onchip_memory"
- Starting RTL generation for module 'nios_system_onchip_memory'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0002_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_onchip_memory'
- nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 119 starting:altera_avalon_jtag_uart "submodules/nios_system_jtag_uart"
- Starting RTL generation for module 'nios_system_jtag_uart'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0003_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_jtag_uart'
- nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 118 starting:altera_avalon_pio "submodules/nios_system_LEDs"
- Starting RTL generation for module 'nios_system_LEDs'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0004_LEDs_gen//nios_system_LEDs_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_LEDs'
- nios_system" instantiated altera_avalon_pio "LEDs"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 117 starting:altera_avalon_pio "submodules/nios_system_LEDRs"
- Starting RTL generation for module 'nios_system_LEDRs'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDRs --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0005_LEDRs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0005_LEDRs_gen//nios_system_LEDRs_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_LEDRs'
- nios_system" instantiated altera_avalon_pio "LEDRs"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 116 starting:altera_avalon_pio "submodules/nios_system_switches"
- Starting RTL generation for module 'nios_system_switches'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0006_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0006_switches_gen//nios_system_switches_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_switches'
- nios_system" instantiated altera_avalon_pio "switches"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 115 starting:altera_avalon_pio "submodules/nios_system_push_switches"
- Starting RTL generation for module 'nios_system_push_switches'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_push_switches --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0007_push_switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0007_push_switches_gen//nios_system_push_switches_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_push_switches'
- nios_system" instantiated altera_avalon_pio "push_switches"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 114 starting:altera_avalon_pio "submodules/nios_system_hex0"
- Starting RTL generation for module 'nios_system_hex0'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hex0 --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0008_hex0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0008_hex0_gen//nios_system_hex0_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_hex0'
- nios_system" instantiated altera_avalon_pio "hex0"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 106 starting:altera_avalon_lcd_16207 "submodules/nios_system_lcd_16207_0"
- Starting RTL generation for module 'nios_system_lcd_16207_0'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios_system_lcd_16207_0 --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0009_lcd_16207_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0009_lcd_16207_0_gen//nios_system_lcd_16207_0_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_lcd_16207_0'
- nios_system" instantiated altera_avalon_lcd_16207 "lcd_16207_0"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 105 starting:altera_avalon_pio "submodules/nios_system_lcd_on"
- Starting RTL generation for module 'nios_system_lcd_on'
- Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_lcd_on --dir=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0010_lcd_on_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/takayun/AppData/Local/Temp/alt7157_6744727567867726945.dir/0010_lcd_on_gen//nios_system_lcd_on_component_configuration.pl --do_build_sim=0 ]
- Done RTL generation for module 'nios_system_lcd_on'
- nios_system" instantiated altera_avalon_pio "lcd_on"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 103 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"
- nios_system" instantiated altera_merlin_master_translator "nios2_processor_instruction_master_translator"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 101 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"
- nios_system" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 83 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"
- nios_system" instantiated altera_merlin_master_agent "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 81 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"
- nios_system" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 80 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"
- nios_system" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 45 starting:altera_merlin_router "submodules/nios_system_addr_router"
- nios_system" instantiated altera_merlin_router "addr_router"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 44 starting:altera_merlin_router "submodules/nios_system_addr_router_001"
- nios_system" instantiated altera_merlin_router "addr_router_001"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 43 starting:altera_merlin_router "submodules/nios_system_id_router"
- nios_system" instantiated altera_merlin_router "id_router"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 41 starting:altera_merlin_router "submodules/nios_system_id_router_002"
- nios_system" instantiated altera_merlin_router "id_router_002"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 25 starting:altera_reset_controller "submodules/altera_reset_controller"
- nios_system" instantiated altera_reset_controller "rst_controller"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 24 starting:altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux"
- nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 23 starting:altera_merlin_demultiplexer "submodules/nios_system_cmd_xbar_demux_001"
- nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 22 starting:altera_merlin_multiplexer "submodules/nios_system_cmd_xbar_mux"
- nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 18 starting:altera_merlin_demultiplexer "submodules/nios_system_rsp_xbar_demux_002"
- nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 2 starting:altera_merlin_multiplexer "submodules/nios_system_rsp_xbar_mux"
- nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"]]>
- C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 1 starting:altera_merlin_multiplexer "submodules/nios_system_rsp_xbar_mux_001"
- nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"]]>
- C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv]]>
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- queue size: 0 starting:altera_irq_mapper "submodules/nios_system_irq_mapper"
- nios_system" instantiated altera_irq_mapper "irq_mapper"]]>
-
-
-
diff --git a/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v b/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
deleted file mode 100644
index 94e2787..0000000
--- a/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
+++ /dev/null
@@ -1,877 +0,0 @@
-// -----------------------------------------------------------
-// Legal Notice: (C)2007 Altera Corporation. All rights reserved. Your
-// use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any
-// output files any of the foregoing (including device programming or
-// simulation files), and any associated documentation or information are
-// expressly subject to the terms and conditions of the Altera Program
-// License Subscription Agreement or other applicable license agreement,
-// including, without limitation, that your use is for the sole purpose
-// of programming logic devices manufactured by Altera and sold by Altera
-// or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-//
-// Description: Single clock Avalon-ST FIFO.
-// -----------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-
-//altera message_off 10036
-module altera_avalon_sc_fifo
-#(
- // --------------------------------------------------
- // Parameters
- // --------------------------------------------------
- parameter SYMBOLS_PER_BEAT = 1,
- parameter BITS_PER_SYMBOL = 8,
- parameter FIFO_DEPTH = 16,
- parameter CHANNEL_WIDTH = 0,
- parameter ERROR_WIDTH = 0,
- parameter USE_PACKETS = 0,
- parameter USE_FILL_LEVEL = 0,
- parameter USE_STORE_FORWARD = 0,
- parameter USE_ALMOST_FULL_IF = 0,
- parameter USE_ALMOST_EMPTY_IF = 0,
-
- // --------------------------------------------------
- // Empty latency is defined as the number of cycles
- // required for a write to deassert the empty flag.
- // For example, a latency of 1 means that the empty
- // flag is deasserted on the cycle after a write.
- //
- // Another way to think of it is the latency for a
- // write to propagate to the output.
- //
- // An empty latency of 0 implies lookahead, which is
- // only implemented for the register-based FIFO.
- // --------------------------------------------------
- parameter EMPTY_LATENCY = 3,
- parameter USE_MEMORY_BLOCKS = 1,
-
- // --------------------------------------------------
- // Internal Parameters
- // --------------------------------------------------
- parameter DATA_WIDTH = SYMBOLS_PER_BEAT * BITS_PER_SYMBOL,
- parameter EMPTY_WIDTH = log2ceil(SYMBOLS_PER_BEAT)
-)
-(
- // --------------------------------------------------
- // Ports
- // --------------------------------------------------
- input clk,
- input reset,
-
- input [DATA_WIDTH-1: 0] in_data,
- input in_valid,
- input in_startofpacket,
- input in_endofpacket,
- input [((EMPTY_WIDTH>0) ? (EMPTY_WIDTH-1):0) : 0] in_empty,
- input [((ERROR_WIDTH>0) ? (ERROR_WIDTH-1):0) : 0] in_error,
- input [((CHANNEL_WIDTH>0) ? (CHANNEL_WIDTH-1):0): 0] in_channel,
- output in_ready,
-
- output [DATA_WIDTH-1 : 0] out_data,
- output reg out_valid,
- output out_startofpacket,
- output out_endofpacket,
- output [((EMPTY_WIDTH>0) ? (EMPTY_WIDTH-1):0) : 0] out_empty,
- output [((ERROR_WIDTH>0) ? (ERROR_WIDTH-1):0) : 0] out_error,
- output [((CHANNEL_WIDTH>0) ? (CHANNEL_WIDTH-1):0): 0] out_channel,
- input out_ready,
-
- input [(USE_STORE_FORWARD ? 2 : 1) : 0] csr_address,
- input csr_write,
- input csr_read,
- input [31 : 0] csr_writedata,
- output reg [31 : 0] csr_readdata,
-
- output wire almost_full_data,
- output wire almost_empty_data
-);
-
- // --------------------------------------------------
- // Local Parameters
- // --------------------------------------------------
- localparam ADDR_WIDTH = log2ceil(FIFO_DEPTH);
- localparam DEPTH = FIFO_DEPTH;
- localparam PKT_SIGNALS_WIDTH = 2 + EMPTY_WIDTH;
- localparam PAYLOAD_WIDTH = (USE_PACKETS == 1) ?
- 2 + EMPTY_WIDTH + DATA_WIDTH + ERROR_WIDTH + CHANNEL_WIDTH:
- DATA_WIDTH + ERROR_WIDTH + CHANNEL_WIDTH;
-
- // --------------------------------------------------
- // Internal Signals
- // --------------------------------------------------
- genvar i;
-
- reg [PAYLOAD_WIDTH-1 : 0] mem [DEPTH-1 : 0];
- reg [ADDR_WIDTH-1 : 0] wr_ptr;
- reg [ADDR_WIDTH-1 : 0] rd_ptr;
- reg [DEPTH-1 : 0] mem_used;
-
- wire [ADDR_WIDTH-1 : 0] next_wr_ptr;
- wire [ADDR_WIDTH-1 : 0] next_rd_ptr;
- wire [ADDR_WIDTH-1 : 0] incremented_wr_ptr;
- wire [ADDR_WIDTH-1 : 0] incremented_rd_ptr;
-
- wire [ADDR_WIDTH-1 : 0] mem_rd_ptr;
-
- wire read;
- wire write;
-
- reg empty;
- reg next_empty;
- reg full;
- reg next_full;
-
- wire [PKT_SIGNALS_WIDTH-1 : 0] in_packet_signals;
- wire [PKT_SIGNALS_WIDTH-1 : 0] out_packet_signals;
- wire [PAYLOAD_WIDTH-1 : 0] in_payload;
- reg [PAYLOAD_WIDTH-1 : 0] internal_out_payload;
- reg [PAYLOAD_WIDTH-1 : 0] out_payload;
-
- reg internal_out_valid;
- wire internal_out_ready;
-
- reg [ADDR_WIDTH : 0] fifo_fill_level;
- reg [ADDR_WIDTH : 0] fill_level;
-
- reg [ADDR_WIDTH-1 : 0] sop_ptr = 0;
- reg [23:0] almost_full_threshold;
- reg [23:0] almost_empty_threshold;
- reg [23:0] cut_through_threshold;
- reg [15:0] pkt_cnt;
- reg [15:0] pkt_cnt_r;
- reg [15:0] pkt_cnt_plusone;
- reg [15:0] pkt_cnt_minusone;
- reg drop_on_error_en;
- reg error_in_pkt;
- reg pkt_has_started;
- reg sop_has_left_fifo;
- reg fifo_too_small_r;
- reg pkt_cnt_eq_zero;
- reg pkt_cnt_eq_one;
- reg pkt_cnt_changed;
-
- wire wait_for_threshold;
- reg pkt_mode;
- wire wait_for_pkt;
- wire ok_to_forward;
- wire in_pkt_eop_arrive;
- wire out_pkt_leave;
- wire in_pkt_start;
- wire in_pkt_error;
- wire drop_on_error;
- wire fifo_too_small;
- wire out_pkt_sop_leave;
- wire [31:0] max_fifo_size;
- reg fifo_fill_level_lt_cut_through_threshold;
-
- // --------------------------------------------------
- // Define Payload
- //
- // Icky part where we decide which signals form the
- // payload to the FIFO with generate blocks.
- // --------------------------------------------------
- generate
- if (EMPTY_WIDTH > 0) begin
- assign in_packet_signals = {in_startofpacket, in_endofpacket, in_empty};
- assign {out_startofpacket, out_endofpacket, out_empty} = out_packet_signals;
- end
- else begin
- assign out_empty = in_error;
- assign in_packet_signals = {in_startofpacket, in_endofpacket};
- assign {out_startofpacket, out_endofpacket} = out_packet_signals;
- end
- endgenerate
-
- generate
- if (USE_PACKETS) begin
- if (ERROR_WIDTH > 0) begin
- if (CHANNEL_WIDTH > 0) begin
- assign in_payload = {in_packet_signals, in_data, in_error, in_channel};
- assign {out_packet_signals, out_data, out_error, out_channel} = out_payload;
- end
- else begin
- assign out_channel = in_channel;
- assign in_payload = {in_packet_signals, in_data, in_error};
- assign {out_packet_signals, out_data, out_error} = out_payload;
- end
- end
- else begin
- assign out_error = in_error;
- if (CHANNEL_WIDTH > 0) begin
- assign in_payload = {in_packet_signals, in_data, in_channel};
- assign {out_packet_signals, out_data, out_channel} = out_payload;
- end
- else begin
- assign out_channel = in_channel;
- assign in_payload = {in_packet_signals, in_data};
- assign {out_packet_signals, out_data} = out_payload;
- end
- end
- end
- else begin
- assign out_packet_signals = 0;
- if (ERROR_WIDTH > 0) begin
- if (CHANNEL_WIDTH > 0) begin
- assign in_payload = {in_data, in_error, in_channel};
- assign {out_data, out_error, out_channel} = out_payload;
- end
- else begin
- assign out_channel = in_channel;
- assign in_payload = {in_data, in_error};
- assign {out_data, out_error} = out_payload;
- end
- end
- else begin
- assign out_error = in_error;
- if (CHANNEL_WIDTH > 0) begin
- assign in_payload = {in_data, in_channel};
- assign {out_data, out_channel} = out_payload;
- end
- else begin
- assign out_channel = in_channel;
- assign in_payload = in_data;
- assign out_data = out_payload;
- end
- end
- end
- endgenerate
-
- // --------------------------------------------------
- // Memory-based FIFO storage
- //
- // To allow a ready latency of 0, the read index is
- // obtained from the next read pointer and memory
- // outputs are unregistered.
- //
- // If the empty latency is 1, we infer bypass logic
- // around the memory so writes propagate to the
- // outputs on the next cycle.
- //
- // Do not change the way this is coded: Quartus needs
- // a perfect match to the template, and any attempt to
- // refactor the two always blocks into one will break
- // memory inference.
- // --------------------------------------------------
- generate if (USE_MEMORY_BLOCKS == 1) begin
-
- if (EMPTY_LATENCY == 1) begin
-
- always @(posedge clk) begin
- if (in_valid && in_ready)
- mem[wr_ptr] = in_payload;
-
- internal_out_payload = mem[mem_rd_ptr];
- end
-
- end else begin
-
- always @(posedge clk) begin
- if (in_valid && in_ready)
- mem[wr_ptr] <= in_payload;
-
- internal_out_payload <= mem[mem_rd_ptr];
- end
-
- end
-
- assign mem_rd_ptr = next_rd_ptr;
-
- end else begin
-
- // --------------------------------------------------
- // Register-based FIFO storage
- //
- // Uses a shift register as the storage element. Each
- // shift register slot has a bit which indicates if
- // the slot is occupied (credit to Sam H for the idea).
- // The occupancy bits are contiguous and start from the
- // lsb, so 0000, 0001, 0011, 0111, 1111 for a 4-deep
- // FIFO.
- //
- // Each slot is enabled during a read or when it
- // is unoccupied. New data is always written to every
- // going-to-be-empty slot (we keep track of which ones
- // are actually useful with the occupancy bits). On a
- // read we shift occupied slots.
- //
- // The exception is the last slot, which always gets
- // new data when it is unoccupied.
- // --------------------------------------------------
- for (i = 0; i < DEPTH-1; i = i + 1) begin : shift_reg
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- mem[i] <= 0;
- end
- else if (read || !mem_used[i]) begin
- if (!mem_used[i+1])
- mem[i] <= in_payload;
- else
- mem[i] <= mem[i+1];
- end
- end
- end
-
- always @(posedge clk, posedge reset) begin
- if (reset) begin
- mem[DEPTH-1] <= 0;
- end
- else begin
- if (!mem_used[DEPTH-1])
- mem[DEPTH-1] <= in_payload;
-
- if (DEPTH == 1) begin
- if (write)
- mem[DEPTH-1] <= in_payload;
- end
- end
- end
-
- end
- endgenerate
-
- assign read = internal_out_ready && internal_out_valid && ok_to_forward;
- assign write = in_ready && in_valid;
-
- // --------------------------------------------------
- // Pointer Management
- // --------------------------------------------------
- generate if (USE_MEMORY_BLOCKS == 1) begin
-
- assign incremented_wr_ptr = wr_ptr + 1'b1;
- assign incremented_rd_ptr = rd_ptr + 1'b1;
- assign next_wr_ptr = drop_on_error ? sop_ptr : write ? incremented_wr_ptr : wr_ptr;
- assign next_rd_ptr = (read) ? incremented_rd_ptr : rd_ptr;
-
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- wr_ptr <= 0;
- rd_ptr <= 0;
- end
- else begin
- wr_ptr <= next_wr_ptr;
- rd_ptr <= next_rd_ptr;
- end
- end
-
- end else begin
-
- // --------------------------------------------------
- // Shift Register Occupancy Bits
- //
- // Consider a 4-deep FIFO with 2 entries: 0011
- // On a read and write, do not modify the bits.
- // On a write, left-shift the bits to get 0111.
- // On a read, right-shift the bits to get 0001.
- //
- // Also, on a write we set bit0 (the head), while
- // clearing the tail on a read.
- // --------------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- mem_used[0] <= 0;
- end
- else begin
- if (write ^ read) begin
- if (read) begin
- if (DEPTH > 1)
- mem_used[0] <= mem_used[1];
- else
- mem_used[0] <= 0;
- end
- if (write)
- mem_used[0] <= 1;
- end
- end
- end
-
- if (DEPTH > 1) begin
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- mem_used[DEPTH-1] <= 0;
- end
- else begin
- if (write ^ read) begin
- mem_used[DEPTH-1] <= 0;
- if (write)
- mem_used[DEPTH-1] <= mem_used[DEPTH-2];
- end
- end
- end
- end
-
- for (i = 1; i < DEPTH-1; i = i + 1) begin : storage_logic
- always @(posedge clk, posedge reset) begin
- if (reset) begin
- mem_used[i] <= 0;
- end
- else begin
- if (write ^ read) begin
- if (read)
- mem_used[i] <= mem_used[i+1];
- if (write)
- mem_used[i] <= mem_used[i-1];
- end
- end
- end
- end
-
- end
- endgenerate
-
-
- // --------------------------------------------------
- // Memory FIFO Status Management
- //
- // Generates the full and empty signals from the
- // pointers. The FIFO is full when the next write
- // pointer will be equal to the read pointer after
- // a write. Reading from a FIFO clears full.
- //
- // The FIFO is empty when the next read pointer will
- // be equal to the write pointer after a read. Writing
- // to a FIFO clears empty.
- //
- // A simultaneous read and write must not change any of
- // the empty or full flags unless there is a drop on error event.
- // --------------------------------------------------
- generate if (USE_MEMORY_BLOCKS == 1) begin
-
- always @* begin
- next_full = full;
- next_empty = empty;
-
- if (read && !write) begin
- next_full = 1'b0;
-
- if (incremented_rd_ptr == wr_ptr)
- next_empty = 1'b1;
- end
-
- if (write && !read) begin
- if (!drop_on_error)
- next_empty = 1'b0;
- else if (sop_ptr == rd_ptr) // drop on error and only 1 pkt in fifo
- next_empty = 1'b1;
-
- if (incremented_wr_ptr == rd_ptr && !drop_on_error)
- next_full = 1'b1;
- end
-
- if (write && read && drop_on_error) begin
- if (sop_ptr == next_rd_ptr)
- next_empty = 1'b1;
- end
- end
-
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- empty <= 1;
- full <= 0;
- end
- else begin
- empty <= next_empty;
- full <= next_full;
- end
- end
-
- end else begin
- // --------------------------------------------------
- // Register FIFO Status Management
- //
- // Full when the tail occupancy bit is 1. Empty when
- // the head occupancy bit is 0.
- // --------------------------------------------------
- always @* begin
- full = mem_used[DEPTH-1];
- empty = !mem_used[0];
-
- // ------------------------------------------
- // For a single slot FIFO, reading clears the
- // full status immediately.
- // ------------------------------------------
- if (DEPTH == 1)
- full = mem_used[0] && !read;
-
- internal_out_payload = mem[0];
-
- // ------------------------------------------
- // Writes clear empty immediately for lookahead modes.
- // Note that we use in_valid instead of write to avoid
- // combinational loops (in lookahead mode, qualifying
- // with in_ready is meaningless).
- //
- // In a 1-deep FIFO, a possible combinational loop runs
- // from write -> out_valid -> out_ready -> write
- // ------------------------------------------
- if (EMPTY_LATENCY == 0) begin
- empty = !mem_used[0] && !in_valid;
-
- if (!mem_used[0] && in_valid)
- internal_out_payload = in_payload;
- end
- end
-
- end
- endgenerate
-
- // --------------------------------------------------
- // Avalon-ST Signals
- //
- // The in_ready signal is straightforward.
- //
- // To match memory latency when empty latency > 1,
- // out_valid assertions must be delayed by one clock
- // cycle.
- //
- // Note: out_valid deassertions must not be delayed or
- // the FIFO will underflow.
- // --------------------------------------------------
- assign in_ready = !full;
- assign internal_out_ready = out_ready || !out_valid;
-
- generate if (EMPTY_LATENCY > 1) begin
- always @(posedge clk or posedge reset) begin
- if (reset)
- internal_out_valid <= 0;
- else begin
- internal_out_valid <= !empty & ok_to_forward & ~drop_on_error;
-
- if (read) begin
- if (incremented_rd_ptr == wr_ptr)
- internal_out_valid <= 1'b0;
- end
- end
- end
- end else begin
- always @* begin
- internal_out_valid = !empty & ok_to_forward;
- end
- end
- endgenerate
-
- // --------------------------------------------------
- // Single Output Pipeline Stage
- //
- // This output pipeline stage is enabled if the FIFO's
- // empty latency is set to 3 (default). It is disabled
- // for all other allowed latencies.
- //
- // Reason: The memory outputs are unregistered, so we have to
- // register the output or fmax will drop if combinatorial
- // logic is present on the output datapath.
- //
- // Q: The Avalon-ST spec says that I have to register my outputs
- // But isn't the memory counted as a register?
- // A: The path from the address lookup to the memory output is
- // slow. Registering the memory outputs is a good idea.
- //
- // The registers get packed into the memory by the fitter
- // which means minimal resources are consumed (the result
- // is a altsyncram with registered outputs, available on
- // all modern Altera devices).
- //
- // This output stage acts as an extra slot in the FIFO,
- // and complicates the fill level.
- // --------------------------------------------------
- generate if (EMPTY_LATENCY == 3) begin
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- out_valid <= 0;
- out_payload <= 0;
- end
- else begin
- if (internal_out_ready) begin
- out_valid <= internal_out_valid & ok_to_forward;
- out_payload <= internal_out_payload;
- end
- end
- end
- end
- else begin
- always @* begin
- out_valid = internal_out_valid;
- out_payload = internal_out_payload;
- end
- end
- endgenerate
-
- // --------------------------------------------------
- // Fill Level
- //
- // The fill level is calculated from the next write
- // and read pointers to avoid unnecessary latency.
- //
- // If the output pipeline is enabled, the fill level
- // must account for it, or we'll always be off by one.
- // This may, or may not be important depending on the
- // application.
- //
- // For now, we'll always calculate the exact fill level
- // at the cost of an extra adder when the output stage
- // is enabled.
- // --------------------------------------------------
- generate if (USE_FILL_LEVEL) begin
- wire [31:0] depth32;
- assign depth32 = DEPTH;
- always @(posedge clk or posedge reset) begin
- if (reset)
- fifo_fill_level <= 0;
- else if (next_full & !drop_on_error)
- fifo_fill_level <= depth32[ADDR_WIDTH:0];
- else begin
- fifo_fill_level[ADDR_WIDTH] <= 1'b0;
- fifo_fill_level[ADDR_WIDTH-1 : 0] <= next_wr_ptr - next_rd_ptr;
- end
- end
-
- always @* begin
- fill_level = fifo_fill_level;
-
- if (EMPTY_LATENCY == 3)
- fill_level = fifo_fill_level + {{ADDR_WIDTH{1'b0}}, out_valid};
- end
- end
- else begin
- initial fill_level = 0;
- end
- endgenerate
-
- generate if (USE_ALMOST_FULL_IF) begin
- assign almost_full_data = (fill_level >= almost_full_threshold);
- end
- else
- assign almost_full_data = 0;
- endgenerate
-
- generate if (USE_ALMOST_EMPTY_IF) begin
- assign almost_empty_data = (fill_level <= almost_empty_threshold);
- end
- else
- assign almost_empty_data = 0;
- endgenerate
-
- // --------------------------------------------------
- // Avalon-MM Status & Control Connection Point
- //
- // Register map:
- //
- // | Addr | RW | 31 - 0 |
- // | 0 | R | Fill level |
- //
- // The registering of this connection point means
- // that there is a cycle of latency between
- // reads/writes and the updating of the fill level.
- // --------------------------------------------------
- generate if (USE_STORE_FORWARD) begin
- assign max_fifo_size = FIFO_DEPTH - 1;
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- almost_full_threshold <= max_fifo_size[23 : 0];
- almost_empty_threshold <= 0;
- cut_through_threshold <= 0;
- drop_on_error_en <= 0;
- csr_readdata <= 0;
- pkt_mode <= 1'b1;
- end
- else begin
- if (csr_write) begin
- if(csr_address == 3'b010)
- almost_full_threshold <= csr_writedata[23:0];
- if(csr_address == 3'b011)
- almost_empty_threshold <= csr_writedata[23:0];
- if(csr_address == 3'b100) begin
- cut_through_threshold <= csr_writedata[23:0];
- pkt_mode <= (csr_writedata[23:0] == 0);
- end
- if(csr_address == 3'b101)
- drop_on_error_en <= csr_writedata[0];
- end
-
- if (csr_read) begin
- csr_readdata <= 32'b0;
- if (csr_address == 0)
- csr_readdata <= {{(31 - ADDR_WIDTH){1'b0}}, fill_level};
- if (csr_address == 2)
- csr_readdata <= {8'b0, almost_full_threshold};
- if (csr_address == 3)
- csr_readdata <= {8'b0, almost_empty_threshold};
- if (csr_address == 4)
- csr_readdata <= {8'b0, cut_through_threshold};
- if (csr_address == 5)
- csr_readdata <= {31'b0, drop_on_error_en};
- end
- end
- end
- end
- else if (USE_ALMOST_FULL_IF || USE_ALMOST_EMPTY_IF) begin
- assign max_fifo_size = FIFO_DEPTH - 1;
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- almost_full_threshold <= max_fifo_size[23 : 0];
- almost_empty_threshold <= 0;
- csr_readdata <= 0;
- end
- else begin
- if (csr_write) begin
- if(csr_address == 3'b010)
- almost_full_threshold <= csr_writedata[23:0];
- if(csr_address == 3'b011)
- almost_empty_threshold <= csr_writedata[23:0];
- end
-
- if (csr_read) begin
- csr_readdata <= 32'b0;
- if (csr_address == 0)
- csr_readdata <= {{(31 - ADDR_WIDTH){1'b0}}, fill_level};
- if (csr_address == 2)
- csr_readdata <= {8'b0, almost_full_threshold};
- if (csr_address == 3)
- csr_readdata <= {8'b0, almost_empty_threshold};
- end
- end
- end
- end
- else begin
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- csr_readdata <= 0;
- end
- else if (csr_read) begin
- csr_readdata <= 0;
-
- if (csr_address == 0)
- csr_readdata <= fill_level;
- end
- end
- end
- endgenerate
-
- // --------------------------------------------------
- // Store and forward logic
- // --------------------------------------------------
- // if the fifo gets full before the entire packet or the
- // cut-threshold condition is met then start sending out
- // data in order to avoid dead-lock situation
-
- generate if (USE_STORE_FORWARD) begin
- assign wait_for_threshold = (fifo_fill_level_lt_cut_through_threshold) & wait_for_pkt ;
- assign wait_for_pkt = pkt_cnt_eq_zero | (pkt_cnt_eq_one & out_pkt_leave);
- assign ok_to_forward = (pkt_mode ? (~wait_for_pkt | ~pkt_has_started) :
- ~wait_for_threshold) | fifo_too_small_r;
- assign in_pkt_eop_arrive = in_valid & in_ready & in_endofpacket;
- assign in_pkt_start = in_valid & in_ready & in_startofpacket;
- assign in_pkt_error = in_valid & in_ready & |in_error;
- assign out_pkt_sop_leave = out_valid & out_ready & out_startofpacket;
- assign out_pkt_leave = out_valid & out_ready & out_endofpacket;
- assign fifo_too_small = (pkt_mode ? wait_for_pkt : wait_for_threshold) & full & out_ready;
-
- // count packets coming and going into the fifo
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- pkt_cnt <= 0;
- pkt_cnt_r <= 0;
- pkt_cnt_plusone <= 1;
- pkt_cnt_minusone <= 0;
- pkt_cnt_changed <= 0;
- pkt_has_started <= 0;
- sop_has_left_fifo <= 0;
- fifo_too_small_r <= 0;
- pkt_cnt_eq_zero <= 1'b1;
- pkt_cnt_eq_one <= 1'b0;
- fifo_fill_level_lt_cut_through_threshold <= 1'b1;
- end
- else begin
- fifo_fill_level_lt_cut_through_threshold <= fifo_fill_level < cut_through_threshold;
- fifo_too_small_r <= fifo_too_small;
- pkt_cnt_plusone <= pkt_cnt + 1'b1;
- pkt_cnt_minusone <= pkt_cnt - 1'b1;
- pkt_cnt_r <= pkt_cnt;
- pkt_cnt_changed <= 1'b0;
-
- if( in_pkt_eop_arrive )
- sop_has_left_fifo <= 1'b0;
- else if (out_pkt_sop_leave & pkt_cnt_eq_zero )
- sop_has_left_fifo <= 1'b1;
-
- if (in_pkt_eop_arrive & ~out_pkt_leave & ~drop_on_error ) begin
- pkt_cnt_changed <= 1'b1;
- pkt_cnt <= pkt_cnt_changed ? pkt_cnt_r : pkt_cnt_plusone;
- pkt_cnt_eq_zero <= 0;
- if (pkt_cnt == 0)
- pkt_cnt_eq_one <= 1'b1;
- else
- pkt_cnt_eq_one <= 1'b0;
- end
- else if((~in_pkt_eop_arrive | drop_on_error) & out_pkt_leave) begin
- pkt_cnt_changed <= 1'b1;
- pkt_cnt <= pkt_cnt_changed ? pkt_cnt_r : pkt_cnt_minusone;
- if (pkt_cnt == 1)
- pkt_cnt_eq_zero <= 1'b1;
- else
- pkt_cnt_eq_zero <= 1'b0;
- if (pkt_cnt == 2)
- pkt_cnt_eq_one <= 1'b1;
- else
- pkt_cnt_eq_one <= 1'b0;
- end
-
- if (in_pkt_start)
- pkt_has_started <= 1'b1;
- else if (in_pkt_eop_arrive)
- pkt_has_started <= 1'b0;
- end
- end
-
- // drop on error logic
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- sop_ptr <= 0;
- error_in_pkt <= 0;
- end
- else begin
- // save the location of the SOP
- if ( in_pkt_start )
- sop_ptr <= wr_ptr;
-
- // remember if error in pkt
- // log error only if packet has already started
- if (in_pkt_eop_arrive)
- error_in_pkt <= 1'b0;
- else if ( in_pkt_error & (pkt_has_started | in_pkt_start))
- error_in_pkt <= 1'b1;
- end
- end
- assign drop_on_error = drop_on_error_en & (error_in_pkt | in_pkt_error) & in_pkt_eop_arrive &
- ~sop_has_left_fifo & ~(out_pkt_sop_leave & pkt_cnt_eq_zero);
-
- end
- else begin
- assign ok_to_forward = 1'b1;
- assign drop_on_error = 1'b0;
- end
- endgenerate
-
-
- // --------------------------------------------------
- // Calculates the log2ceil of the input value
- // --------------------------------------------------
- function integer log2ceil;
- input integer val;
- integer i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
-endmodule
diff --git a/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv b/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
deleted file mode 100644
index 00dc788..0000000
--- a/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
+++ /dev/null
@@ -1,270 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2010 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/main/ip/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv#3 $
-// $Revision: #3 $
-// $Date: 2010/07/07 $
-// $Author: jyeap $
-
-/* -----------------------------------------------------------------------
-Round-robin/fixed arbitration implementation.
-
-Q: how do you find the least-significant set-bit in an n-bit binary number, X?
-
-A: M = X & (~X + 1)
-
-Example: X = 101000100
- 101000100 &
- 010111011 + 1 =
-
- 101000100 &
- 010111100 =
- -----------
- 000000100
-
-The method can be generalized to find the first set-bit
-at a bit index no lower than bit-index N, simply by adding
-2**N rather than 1.
-
-
-Q: how does this relate to round-robin arbitration?
-A:
-Let X be the concatenation of all request signals.
-Let the number to be added to X (hereafter called the
-top_priority) initialize to 1, and be assigned from the
-concatenation of the previous saved-grant, left-rotated
-by one position, each time arbitration occurs. The
-concatenation of grants is then M.
-
-Problem: consider this case:
-
-top_priority = 010000
-request = 001001
-~request + top_priority = 000110
-next_grant = 000000 <- no one is granted!
-
-There was no "set bit at a bit index no lower than bit-index 4", so
-the result was 0.
-
-We need to propagate the carry out from (~request + top_priority) to the LSB, so
-that the sum becomes 000111, and next_grant is 000001. This operation could be
-called a "circular add".
-
-A bit of experimentation on the circular add reveals a significant amount of
-delay in exiting and re-entering the carry chain - this will vary with device
-family. Quartus also reports a combinational loop warning. Finally,
-Modelsim 6.3g has trouble with the expression, evaluating it to 'X'. But
-Modelsim _doesn't_ report a combinational loop!)
-
-An alternate solution: concatenate the request vector with itself, and OR
-corresponding bits from the top and bottom halves to determine next_grant.
-
-Example:
-
-top_priority = 010000
-{request, request} = 001001 001001
-{~request, ~request} + top_priority = 110111 000110
-result of & operation = 000001 000000
-next_grant = 000001
-
-Notice that if request = 0, the sum operation will overflow, but we can ignore
-this; the next_grant result is 0 (no one granted), as you might expect.
-In the implementation, the last-granted value must be maintained as
-a non-zero value - best probably simply not to update it when no requests
-occur.
-
------------------------------------------------------------------------ */
-
-`timescale 1 ns / 1 ns
-
-module altera_merlin_arbitrator
-#(
- parameter NUM_REQUESTERS = 8,
- // --------------------------------------
- // Implemented schemes
- // "round-robin"
- // "fixed-priority"
- // "no-arb"
- // --------------------------------------
- parameter SCHEME = "round-robin",
- parameter PIPELINE = 0
-)
-(
- input clk,
- input reset,
-
- // --------------------------------------
- // Requests
- // --------------------------------------
- input [NUM_REQUESTERS-1:0] request,
-
- // --------------------------------------
- // Grants
- // --------------------------------------
- output [NUM_REQUESTERS-1:0] grant,
-
- // --------------------------------------
- // Control Signals
- // --------------------------------------
- input increment_top_priority,
- input save_top_priority
-);
-
- // --------------------------------------
- // Signals
- // --------------------------------------
- wire [NUM_REQUESTERS-1:0] top_priority;
- reg [NUM_REQUESTERS-1:0] top_priority_reg;
- reg [NUM_REQUESTERS-1:0] last_grant;
- wire [2*NUM_REQUESTERS-1:0] result;
-
- // --------------------------------------
- // Scheme Selection
- // --------------------------------------
- generate
- if (SCHEME == "round-robin" && NUM_REQUESTERS > 1) begin
- assign top_priority = top_priority_reg;
- end
- else begin
- // Fixed arbitration (or single-requester corner case)
- assign top_priority = 1'b1;
- end
- endgenerate
-
- // --------------------------------------
- // Decision Logic
- // --------------------------------------
- altera_merlin_arb_adder
- #(
- .WIDTH (2 * NUM_REQUESTERS)
- )
- adder
- (
- .a ({ ~request, ~request }),
- .b ({{NUM_REQUESTERS{1'b0}}, top_priority}),
- .sum (result)
- );
-
-
- generate if (SCHEME == "no-arb") begin
-
- // --------------------------------------
- // No arbitration: just wire request directly to grant
- // --------------------------------------
- assign grant = request;
-
- end else begin
- // Do the math in double-vector domain
- wire [2*NUM_REQUESTERS-1:0] grant_double_vector;
- assign grant_double_vector = {request, request} & result;
-
- // --------------------------------------
- // Extract grant from the top and bottom halves
- // of the double vector.
- // --------------------------------------
- assign grant =
- grant_double_vector[NUM_REQUESTERS - 1 : 0] |
- grant_double_vector[2 * NUM_REQUESTERS - 1 : NUM_REQUESTERS];
-
- end
- endgenerate
-
- // --------------------------------------
- // Left-rotate the last grant vector to create top_priority.
- // --------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- top_priority_reg <= 1'b1;
- end
- else begin
- if (PIPELINE) begin
- if (increment_top_priority) begin
- top_priority_reg <= (|request) ? {grant[NUM_REQUESTERS-2:0],
- grant[NUM_REQUESTERS-1]} : top_priority_reg;
- end
- end else begin
- if (save_top_priority) begin
- top_priority_reg <= grant;
- end
- if (increment_top_priority) begin
- if (|request)
- top_priority_reg <= { grant[NUM_REQUESTERS-2:0],
- grant[NUM_REQUESTERS-1] };
- else
- top_priority_reg <= { top_priority_reg[NUM_REQUESTERS-2:0], top_priority_reg[NUM_REQUESTERS-1] };
- end
- end
- end
- end
-
-endmodule
-
-// ----------------------------------------------
-// Adder for the standard arbitrator
-// ----------------------------------------------
-module altera_merlin_arb_adder
-#(
- parameter WIDTH = 8
-)
-(
- input [WIDTH-1:0] a,
- input [WIDTH-1:0] b,
-
- output [WIDTH-1:0] sum
-);
-
- // ----------------------------------------------
- // Benchmarks indicate that for small widths, the full
- // adder has higher fmax because synthesis can merge
- // it with the mux, allowing partial decisions to be
- // made early.
- //
- // The magic number is 4 requesters, which means an
- // 8 bit adder.
- // ----------------------------------------------
- genvar i;
- generate if (WIDTH <= 8) begin : full_adder
-
- wire cout[WIDTH-1:0];
-
- assign sum[0] = (a[0] ^ b[0]);
- assign cout[0] = (a[0] & b[0]);
-
- for (i = 1; i < WIDTH; i = i+1) begin : arb
-
- assign sum[i] = (a[i] ^ b[i]) ^ cout[i-1];
- assign cout[i] = (a[i] & b[i]) | (cout[i-1] & (a[i] ^ b[i]));
-
- end
-
- end else begin : carry_chain
-
- assign sum = a + b;
-
- end
- endgenerate
-
-endmodule
diff --git a/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv b/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
deleted file mode 100644
index 9b49c44..0000000
--- a/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
+++ /dev/null
@@ -1,286 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2012 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// ------------------------------------------
-// Merlin Burst Uncompressor
-//
-// Compressed read bursts -> uncompressed
-// ------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module altera_merlin_burst_uncompressor
-#(
- parameter ADDR_W = 16,
- parameter BURSTWRAP_W = 3,
- parameter BYTE_CNT_W = 4,
- parameter PKT_SYMBOLS = 4,
- parameter BURST_SIZE_W = 3
-)
-(
- input clk,
- input reset,
-
- // sink ST signals
- input sink_startofpacket,
- input sink_endofpacket,
- input sink_valid,
- output sink_ready,
-
- // sink ST "data"
- input [ADDR_W - 1: 0] sink_addr,
- input [BURSTWRAP_W - 1 : 0] sink_burstwrap,
- input [BYTE_CNT_W - 1 : 0] sink_byte_cnt,
- input sink_is_compressed,
- input [BURST_SIZE_W-1 : 0] sink_burstsize,
-
- // source ST signals
- output source_startofpacket,
- output source_endofpacket,
- output source_valid,
- input source_ready,
-
- // source ST "data"
- output [ADDR_W - 1: 0] source_addr,
- output [BURSTWRAP_W - 1 : 0] source_burstwrap,
- output [BYTE_CNT_W - 1 : 0] source_byte_cnt,
-
- // Note: in the slave agent, the output should always be uncompressed. In
- // other applications, it may be required to leave-compressed or not. How to
- // control? Seems like a simple mux - pass-through if no uncompression is
- // required.
- output source_is_compressed,
- output [BURST_SIZE_W-1 : 0] source_burstsize
-);
-
-//----------------------------------------------------
-// AXSIZE decoding
-//
-// Turns the axsize value into the actual number of bytes
-// being transferred.
-// ---------------------------------------------------
-function reg[63:0] bytes_in_transfer;
- input [2:0] axsize;
- case (axsize)
- 3'b000: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000000001;
- 3'b001: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000000010;
- 3'b010: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000000100;
- 3'b011: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000001000;
- 3'b100: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000010000;
- 3'b101: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000100000;
- 3'b110: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000001000000;
- 3'b111: bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000010000000;
- default:bytes_in_transfer = 64'b0000000000000000000000000000000000000000000000000000000000000001;
- endcase
-
-endfunction
-
- // num_symbols is PKT_SYMBOLS, appropriately sized.
- wire [31:0] int_num_symbols = PKT_SYMBOLS;
- wire [BYTE_CNT_W-1:0] num_symbols = int_num_symbols[BYTE_CNT_W-1:0];
-
- // def: Burst Compression. In a merlin network, a compressed burst is one
- // which is transmitted in a single beat. Example: read burst. In
- // constrast, an uncompressed burst (example: write burst) is transmitted in
- // one beat per writedata item.
- //
- // For compressed bursts which require response packets, burst
- // uncompression is required. Concrete example: a read burst of size 8
- // occupies one response-fifo position. When that fifo position reaches the
- // front of the FIFO, the slave starts providing the required 8 readdatavalid
- // pulses. The 8 return response beats must be provided in a single packet,
- // with incrementing address and decrementing byte_cnt fields. Upon receipt
- // of the final readdata item of the burst, the response FIFO item is
- // retired.
- // Burst uncompression logic provides:
- // a) 2-state FSM (idle, busy)
- // reset to idle state
- // transition to busy state for 2nd and subsequent rdv pulses
- // - a single-cycle burst (aka non-burst read) causes no transition to
- // busy state.
- // b) response startofpacket/endofpacket logic. The response FIFO item
- // will have sop asserted, and may have eop asserted. (In the case of
- // multiple read bursts transmit in the command fabric in a single packet,
- // the eop assertion will come in a later FIFO item.) To support packet
- // conservation, and emit a well-formed packet on the response fabric,
- // i) response fabric startofpacket is asserted only for the first resp.
- // beat;
- // ii) response fabric endofpacket is asserted only for the last resp.
- // beat.
- // c) response address field. The response address field contains an
- // incrementing sequence, such that each readdata item is associated with
- // its slave-map location. N.b. a) computing the address correctly requires
- // knowledge of burstwrap behavior b) there may be no clients of the address
- // field, which makes this field a good target for optimization. See
- // burst_uncompress_address_counter below.
- // d) response byte_cnt field. The response byte_cnt field contains a
- // decrementing sequence, such that each beat of the response contains the
- // count of bytes to follow. In the case of sub-bursts in a single packet,
- // the byte_cnt field may decrement down to num_symbols, then back up to
- // some value, multiple times in the packet.
-
- reg burst_uncompress_busy;
- reg [BYTE_CNT_W-1:0] burst_uncompress_byte_counter;
- wire first_packet_beat;
- wire last_packet_beat;
-
- assign first_packet_beat = sink_valid & ~burst_uncompress_busy;
-
- // First cycle: burst_uncompress_byte_counter isn't ready yet, mux the input to
- // the output.
- assign source_byte_cnt =
- first_packet_beat ? sink_byte_cnt : burst_uncompress_byte_counter;
- assign source_valid = sink_valid;
-
- // Last packet beat is set throughout receipt of an uncompressed read burst
- // from the response FIFO - this forces all the burst uncompression machinery
- // idle.
- assign last_packet_beat = ~sink_is_compressed |
- (
- burst_uncompress_busy ?
- (sink_valid & (burst_uncompress_byte_counter == num_symbols)) :
- sink_valid & (sink_byte_cnt == num_symbols)
- );
-
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- burst_uncompress_busy <= '0;
- burst_uncompress_byte_counter <= '0;
- end
- else begin
- if (source_valid & source_ready & sink_valid) begin
- // No matter what the current state, last_packet_beat leads to
- // idle.
- if (last_packet_beat) begin
- burst_uncompress_busy <= '0;
- burst_uncompress_byte_counter <= '0;
- end
- else begin
- if (burst_uncompress_busy) begin
- burst_uncompress_byte_counter <= burst_uncompress_byte_counter ?
- (burst_uncompress_byte_counter - num_symbols) :
- (sink_byte_cnt - num_symbols);
- end
- else begin // not busy, at least one more beat to go
- burst_uncompress_byte_counter <= sink_byte_cnt - num_symbols;
- // To do: should busy go true for numsymbols-size compressed
- // bursts?
- burst_uncompress_busy <= '1;
- end
- end
- end
- end
- end
-
- wire [ADDR_W - 1 : 0 ] addr_width_burstwrap;
- reg [ADDR_W - 1 : 0 ] burst_uncompress_address_base;
- reg [ADDR_W - 1 : 0] burst_uncompress_address_offset;
-
- wire [63:0] decoded_burstsize_wire;
- wire [ADDR_W-1:0] decoded_burstsize;
-
- // The input burstwrap value can be used as a mask against address values,
- // but with one caveat: the address width may be (probably is) wider than
- // the burstwrap width. The spec says: extend the msb of the burstwrap
- // value out over the entire address width (but only if the address width
- // actually is wider than the burstwrap width; otherwise it's a 0-width or
- // negative range and concatenation multiplier).
- assign addr_width_burstwrap[BURSTWRAP_W - 1 : 0] = sink_burstwrap;
- generate
- if (ADDR_W > BURSTWRAP_W) begin : addr_sign_extend
- // Sign-extend, just wires:
- assign addr_width_burstwrap[ADDR_W - 1 : BURSTWRAP_W] =
- {(ADDR_W - BURSTWRAP_W) {sink_burstwrap[BURSTWRAP_W - 1]}};
- end
- endgenerate
-
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- burst_uncompress_address_base <= '0;
- end
- else if (first_packet_beat & source_ready) begin
- burst_uncompress_address_base <= sink_addr & ~addr_width_burstwrap;
- end
- end
-
- assign decoded_burstsize_wire = bytes_in_transfer(sink_burstsize); //expand it to 64 bits
- assign decoded_burstsize = decoded_burstsize_wire[ADDR_W-1:0]; //then take the width that is needed
-
- wire [ADDR_W - 1 : 0] p1_burst_uncompress_address_offset =
- (
- (first_packet_beat ?
- sink_addr :
- burst_uncompress_address_offset) + decoded_burstsize
- ) &
- addr_width_burstwrap;
-
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- burst_uncompress_address_offset <= '0;
- end
- else begin
- if (source_ready & source_valid) begin
- burst_uncompress_address_offset <= p1_burst_uncompress_address_offset;
- // if (first_packet_beat) begin
- // burst_uncompress_address_offset <=
- // (sink_addr + num_symbols) & addr_width_burstwrap;
- // end
- // else begin
- // burst_uncompress_address_offset <=
- // (burst_uncompress_address_offset + num_symbols) & addr_width_burstwrap;
- // end
- end
- end
- end
-
- // On the first packet beat, send the input address out unchanged,
- // while values are computed/registered for 2nd and subsequent beats.
- assign source_addr = first_packet_beat ? sink_addr :
- burst_uncompress_address_base | burst_uncompress_address_offset;
- assign source_burstwrap = sink_burstwrap;
- assign source_burstsize = sink_burstsize;
-
- //-------------------------------------------------------------------
- // A single (compressed) read burst will have sop/eop in the same beat.
- // A sequence of read sub-bursts emitted by a burst adapter in response to a
- // single read burst will have sop on the first sub-burst, eop on the last.
- // Assert eop only upon (sink_endofpacket & last_packet_beat) to preserve
- // packet conservation.
- assign source_startofpacket = sink_startofpacket & ~burst_uncompress_busy;
- assign source_endofpacket = sink_endofpacket & last_packet_beat;
- assign sink_ready = source_valid & source_ready & last_packet_beat;
-
- // This is correct for the slave agent usage, but won't always be true in the
- // width adapter. To do: add an "please uncompress" input, and use it to
- // pass-through or modify, and set source_is_compressed accordingly.
- assign source_is_compressed = 1'b0;
-endmodule
-
diff --git a/db/ip/nios_system/submodules/altera_merlin_master_agent.sv b/db/ip/nios_system/submodules/altera_merlin_master_agent.sv
deleted file mode 100644
index 070f26f..0000000
--- a/db/ip/nios_system/submodules/altera_merlin_master_agent.sv
+++ /dev/null
@@ -1,309 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// --------------------------------------
-// Merlin Master Agent
-//
-// Converts Avalon-MM transactions into
-// Merlin network packets.
-// --------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module altera_merlin_master_agent
-#(
- // -------------------
- // Packet Format Parameters
- // -------------------
- parameter PKT_QOS_H = 109,
- PKT_QOS_L = 106,
- PKT_DATA_SIDEBAND_H = 105,
- PKT_DATA_SIDEBAND_L = 98,
- PKT_ADDR_SIDEBAND_H = 97,
- PKT_ADDR_SIDEBAND_L = 93,
- PKT_CACHE_H = 92,
- PKT_CACHE_L = 89,
- PKT_THREAD_ID_H = 88,
- PKT_THREAD_ID_L = 87,
- PKT_BEGIN_BURST = 81,
- PKT_PROTECTION_H = 80,
- PKT_PROTECTION_L = 80,
- PKT_BURSTWRAP_H = 79,
- PKT_BURSTWRAP_L = 77,
- PKT_BYTE_CNT_H = 76,
- PKT_BYTE_CNT_L = 74,
- PKT_ADDR_H = 73,
- PKT_ADDR_L = 42,
- PKT_BURST_SIZE_H = 86,
- PKT_BURST_SIZE_L = 84,
- PKT_BURST_TYPE_H = 94,
- PKT_BURST_TYPE_L = 93,
- PKT_TRANS_EXCLUSIVE = 83,
- PKT_TRANS_LOCK = 82,
- PKT_TRANS_COMPRESSED_READ = 41,
- PKT_TRANS_POSTED = 40,
- PKT_TRANS_WRITE = 39,
- PKT_TRANS_READ = 38,
- PKT_DATA_H = 37,
- PKT_DATA_L = 6,
- PKT_BYTEEN_H = 5,
- PKT_BYTEEN_L = 2,
- PKT_SRC_ID_H = 1,
- PKT_SRC_ID_L = 1,
- PKT_DEST_ID_H = 0,
- PKT_DEST_ID_L = 0,
- PKT_RESPONSE_STATUS_L = 110,
- PKT_RESPONSE_STATUS_H = 111,
- ST_DATA_W = 112,
- ST_CHANNEL_W = 1,
-
- // -------------------
- // Agent Parameters
- // -------------------
- AV_BURSTCOUNT_W = 3,
- ID = 1,
- SUPPRESS_0_BYTEEN_RSP = 1,
- BURSTWRAP_VALUE = 4,
- CACHE_VALUE = 0,
- SECURE_ACCESS_BIT = 1,
- USE_READRESPONSE = 0,
- USE_WRITERESPONSE = 0,
-
- // -------------------
- // Derived Parameters
- // -------------------
- PKT_BURSTWRAP_W = PKT_BURSTWRAP_H - PKT_BURSTWRAP_L + 1,
- PKT_BYTE_CNT_W = PKT_BYTE_CNT_H - PKT_BYTE_CNT_L + 1,
- PKT_PROTECTION_W= PKT_PROTECTION_H - PKT_PROTECTION_L + 1,
- PKT_ADDR_W = PKT_ADDR_H - PKT_ADDR_L + 1,
- PKT_DATA_W = PKT_DATA_H - PKT_DATA_L + 1,
- PKT_BYTEEN_W = PKT_BYTEEN_H - PKT_BYTEEN_L + 1,
- PKT_SRC_ID_W = PKT_SRC_ID_H - PKT_SRC_ID_L + 1,
- PKT_DEST_ID_W = PKT_DEST_ID_H - PKT_DEST_ID_L + 1
-)
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // Avalon-MM Anti-Master
- // -------------------
- input [PKT_ADDR_W-1 : 0] av_address,
- input av_write,
- input av_read,
- input [PKT_DATA_W-1 : 0] av_writedata,
- output reg [PKT_DATA_W-1 : 0] av_readdata,
- output reg av_waitrequest,
- output reg av_readdatavalid,
- input [PKT_BYTEEN_W-1 : 0] av_byteenable,
- input [AV_BURSTCOUNT_W-1 : 0] av_burstcount,
- input av_debugaccess,
- input av_lock,
- output reg [1:0] av_response,
- input av_writeresponserequest,
- output reg av_writeresponsevalid,
-
- // -------------------
- // Command Source
- // -------------------
- output reg cp_valid,
- output reg [ST_DATA_W-1 : 0] cp_data,
- output wire cp_startofpacket,
- output wire cp_endofpacket,
- input cp_ready,
-
- // -------------------
- // Response Sink
- // -------------------
- input rp_valid,
- input [ST_DATA_W-1 : 0] rp_data,
- input [ST_CHANNEL_W-1 : 0] rp_channel,
- input rp_startofpacket,
- input rp_endofpacket,
- output reg rp_ready
-);
- // ------------------------------------------------------------
- // Utility Functions
- // ------------------------------------------------------------
- function integer clogb2;
- input [31:0] value;
- begin
- for (clogb2 = 0; value > 0; clogb2 = clogb2 + 1)
- value = value >> 1;
- clogb2 = clogb2 - 1;
- end
- endfunction // clogb2
-
- localparam MAX_BURST = 1 << (AV_BURSTCOUNT_W - 1);
- localparam NUMSYMBOLS = PKT_BYTEEN_W;
- localparam BURSTING = (MAX_BURST > NUMSYMBOLS);
- localparam BITS_TO_ZERO = clogb2(NUMSYMBOLS);
- localparam BURST_SIZE = clogb2(NUMSYMBOLS);
-
- typedef enum bit [1:0]
- {
- FIXED = 2'b00,
- INCR = 2'b01,
- WRAP = 2'b10,
- OTHER_WRAP = 2'b11
- } MerlinBurstType;
-
- // --------------------------------------
- // Potential optimization: compare in words to save bits?
- // --------------------------------------
- wire is_burst;
- assign is_burst = (BURSTING) & (av_burstcount > NUMSYMBOLS);
-
- wire [31:0] burstwrap_value_int = BURSTWRAP_VALUE;
- wire [31:0] id_int = ID;
- wire [2:0] burstsize_sig = BURST_SIZE[2:0];
- wire [1:0] bursttype_value = burstwrap_value_int[PKT_BURSTWRAP_W-1] ? INCR : WRAP;
-
- // --------------------------------------
- // Address alignment
- //
- // The packet format requires that addresses be aligned to
- // the transaction size.
- // --------------------------------------
- wire [PKT_ADDR_W-1 : 0] av_address_aligned;
- generate
- if (NUMSYMBOLS > 1) begin
- assign av_address_aligned =
- {av_address[PKT_ADDR_W-1 : BITS_TO_ZERO], {BITS_TO_ZERO {1'b0}}};
- end
- else begin
- assign av_address_aligned = av_address;
- end
- endgenerate
-
- // --------------------------------------
- // Command & Response Construction
- // --------------------------------------
- always @* begin
- cp_data = '0; // default assignment; override below as needed.
-
- cp_data[PKT_PROTECTION_L] = av_debugaccess;
- cp_data[PKT_PROTECTION_L+1] = SECURE_ACCESS_BIT[0]; // Default Non-secured (AXI)
- cp_data[PKT_PROTECTION_L+2] = 1'b0; // Default Data access (AXI)
- cp_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L ] = burstwrap_value_int[PKT_BURSTWRAP_W-1:0];
- cp_data[PKT_BYTE_CNT_H :PKT_BYTE_CNT_L ] = av_burstcount;
- cp_data[PKT_ADDR_H :PKT_ADDR_L ] = av_address_aligned;
- cp_data[PKT_TRANS_EXCLUSIVE ] = 1'b0;
- cp_data[PKT_TRANS_LOCK ] = av_lock;
- cp_data[PKT_TRANS_COMPRESSED_READ ] = av_read & is_burst;
- cp_data[PKT_TRANS_READ ] = av_read;
- cp_data[PKT_TRANS_WRITE ] = av_write;
- // posted and non-posted write avaiable now
- cp_data[PKT_TRANS_POSTED ] = av_write & !av_writeresponserequest;
- cp_data[PKT_DATA_H :PKT_DATA_L ] = av_writedata;
- cp_data[PKT_BYTEEN_H :PKT_BYTEEN_L ] = av_byteenable;
- cp_data[PKT_BURST_SIZE_H:PKT_BURST_SIZE_L] = burstsize_sig;
- cp_data[PKT_BURST_TYPE_H:PKT_BURST_TYPE_L] = bursttype_value;
- cp_data[PKT_SRC_ID_H :PKT_SRC_ID_L ] = id_int[PKT_SRC_ID_W-1:0];
- cp_data[PKT_THREAD_ID_H:PKT_THREAD_ID_L ] = '0;
- cp_data[PKT_CACHE_H :PKT_CACHE_L ] = CACHE_VALUE[3:0];
- cp_data[PKT_QOS_H : PKT_QOS_L] = '0;
- cp_data[PKT_ADDR_SIDEBAND_H:PKT_ADDR_SIDEBAND_L] = '0;
- cp_data[PKT_DATA_SIDEBAND_H :PKT_DATA_SIDEBAND_L] = '0;
-
- av_readdata = rp_data[PKT_DATA_H : PKT_DATA_L];
- if (USE_WRITERESPONSE || USE_READRESPONSE)
- av_response = rp_data[PKT_RESPONSE_STATUS_H : PKT_RESPONSE_STATUS_L];
- else
- av_response = '0;
-
- end
-
- // --------------------------------------
- // Command Control
- // --------------------------------------
- always @* begin
- cp_valid = 0;
-
- if (av_write || av_read)
- cp_valid = 1;
- end
-
- generate if (BURSTING) begin
- reg sop_enable;
-
- always @(posedge clk, posedge reset) begin
- if (reset) begin
- sop_enable <= 1'b1;
- end
- else begin
- if (cp_valid && cp_ready) begin
- sop_enable <= 1'b0;
- if (cp_endofpacket)
- sop_enable <= 1'b1;
- end
- end
- end
-
- assign cp_startofpacket = sop_enable;
- assign cp_endofpacket = (av_read) | (av_burstcount == NUMSYMBOLS);
-
- end
- else begin
-
- assign cp_startofpacket = 1'b1;
- assign cp_endofpacket = 1'b1;
-
- end
- endgenerate
-
- // --------------------------------------
- // Backpressure & Readdatavalid
- // --------------------------------------
- reg hold_waitrequest;
-
- always @ (posedge clk, posedge reset) begin
- if (reset)
- hold_waitrequest <= 1'b1;
- else
- hold_waitrequest <= 1'b0;
- end
-
- always @* begin
- rp_ready = 1;
- av_readdatavalid = 0;
- av_writeresponsevalid = 0;
- av_waitrequest = hold_waitrequest | !cp_ready;
-
- // --------------------------------------
- // Currently, responses are _always_ read responses because
- // this Avalon agent only issues posted writes, which do
- // not have responses. -> not true for now
- // Now Avalon supports response, so based on type of transaction
- // return, assert correct thing
- // --------------------------------------
- if (rp_data[PKT_TRANS_WRITE] == 1)
- av_writeresponsevalid = rp_valid;
- else
- av_readdatavalid = rp_valid;
-
- if (SUPPRESS_0_BYTEEN_RSP) begin
- if (rp_data[PKT_BYTEEN_H:PKT_BYTEEN_L] == 0)
- av_readdatavalid = 0;
- end
- end
-
-endmodule
diff --git a/db/ip/nios_system/submodules/altera_merlin_master_translator.sv b/db/ip/nios_system/submodules/altera_merlin_master_translator.sv
deleted file mode 100644
index a43760f..0000000
--- a/db/ip/nios_system/submodules/altera_merlin_master_translator.sv
+++ /dev/null
@@ -1,554 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// --------------------------------------
-// Merlin Master Translator
-//
-// Converts Avalon-MM Master Interfaces into
-// Avalon-MM Universal Master Interfaces
-// --------------------------------------
-
-`timescale 1 ns / 1 ns
-
-
-
-module altera_merlin_master_translator #(
- parameter
- AV_ADDRESS_W = 32,
- AV_DATA_W = 32,
- AV_BURSTCOUNT_W = 4,
- AV_BYTEENABLE_W = 4,
-
- //Optional Port Declarations
-
- USE_BURSTCOUNT = 1,
- USE_BEGINBURSTTRANSFER = 0,
- USE_BEGINTRANSFER = 0,
- USE_CHIPSELECT = 0,
- USE_READ = 1,
- USE_READDATAVALID = 1,
- USE_WRITE = 1,
- USE_WAITREQUEST = 1,
- USE_WRITERESPONSE = 0,
- USE_READRESPONSE = 0,
-
- AV_REGISTERINCOMINGSIGNALS = 0,
- AV_SYMBOLS_PER_WORD = 4,
- AV_ADDRESS_SYMBOLS = 0,
- AV_CONSTANT_BURST_BEHAVIOR = 1,
- AV_BURSTCOUNT_SYMBOLS = 0,
- AV_LINEWRAPBURSTS = 0,
- UAV_ADDRESS_W = 38,
- UAV_BURSTCOUNT_W = 10,
- UAV_CONSTANT_BURST_BEHAVIOR = 0
- )(
- //Universal Avalon Master
- input wire clk,
- input wire reset,
- output reg uav_write,
- output reg uav_read,
- output reg [UAV_ADDRESS_W -1 : 0] uav_address,
- output reg [UAV_BURSTCOUNT_W -1 : 0] uav_burstcount,
- output wire [AV_BYTEENABLE_W -1 : 0] uav_byteenable,
- output wire [AV_DATA_W -1 : 0] uav_writedata,
- output wire uav_lock,
- output wire uav_debugaccess,
- output wire uav_clken,
-
- input wire [ AV_DATA_W -1 : 0] uav_readdata,
- input wire uav_readdatavalid,
- input wire uav_waitrequest,
- input wire [1:0] uav_response,
- output reg uav_writeresponserequest,
- input wire uav_writeresponsevalid,
-
- //Avalon-MM !Master
- input reg av_write,
- input reg av_read,
- input wire [AV_ADDRESS_W -1 : 0] av_address,
- input wire [AV_BYTEENABLE_W -1 : 0] av_byteenable,
- input wire [AV_BURSTCOUNT_W -1 : 0] av_burstcount,
- input wire [AV_DATA_W -1 : 0] av_writedata,
- input wire av_begintransfer,
- input wire av_beginbursttransfer,
- input wire av_lock,
- input wire av_chipselect,
- input wire av_debugaccess,
- input wire av_clken,
-
- output wire [AV_DATA_W -1 : 0] av_readdata,
- output wire av_readdatavalid,
- output reg av_waitrequest,
- output reg [1:0] av_response,
- input wire av_writeresponserequest,
- output reg av_writeresponsevalid
-
- );
-
-
- localparam BITS_PER_WORD = clog2(AV_SYMBOLS_PER_WORD - 1);
- localparam AV_MAX_SYMBOL_BURST = flog2( pow2(AV_BURSTCOUNT_W - 1) * (AV_BURSTCOUNT_SYMBOLS ? 1 : (AV_SYMBOLS_PER_WORD)) );
- localparam AV_MAX_SYMBOL_BURST_MINUS_ONE = AV_MAX_SYMBOL_BURST ? AV_MAX_SYMBOL_BURST - 1 : 0 ;
-
- localparam UAV_BURSTCOUNT_W_OR_32 = UAV_BURSTCOUNT_W > 32 ? 31 : UAV_BURSTCOUNT_W -1;
- localparam UAV_ADDRESS_W_OR_32 = UAV_ADDRESS_W > 32 ? 31 : UAV_ADDRESS_W -1;
-
-
- // -1 for burstcount restriction 2^(n-1)
-
- localparam BITS_PER_WORD_BURSTCOUNT = UAV_BURSTCOUNT_W == 1 ? 0 : BITS_PER_WORD;
- localparam BITS_PER_WORD_ADDRESS = UAV_ADDRESS_W == 1 ? 0 : BITS_PER_WORD;
-
- localparam ADDRESS_LOW = AV_ADDRESS_SYMBOLS ? 0 : BITS_PER_WORD_ADDRESS;
- localparam BURSTCOUNT_LOW = AV_BURSTCOUNT_SYMBOLS ? 0 : BITS_PER_WORD_BURSTCOUNT;
-
- localparam ADDRESS_HIGH = UAV_ADDRESS_W > AV_ADDRESS_W + ADDRESS_LOW ? AV_ADDRESS_W : UAV_ADDRESS_W - ADDRESS_LOW;
- localparam BURSTCOUNT_HIGH = UAV_BURSTCOUNT_W > AV_BURSTCOUNT_W + BURSTCOUNT_LOW ? AV_BURSTCOUNT_W : UAV_BURSTCOUNT_W - BURSTCOUNT_LOW;
-
- function integer flog2;
- input [31:0] Depth;
- integer i;
- begin
- i = Depth;
- if ( i <= 0 ) flog2 = 0;
- else begin
- for(flog2 = -1; i > 0; flog2 = flog2 + 1)
- i = i >> 1;
- end
- end
-
- endfunction // flog2
-
- function integer clog2;
- input [31:0] Depth;
- integer i;
- begin
- i = Depth;
- for(clog2 = 0; i > 0; clog2 = clog2 + 1)
- i = i >> 1;
- end
-
- endfunction
-
- function integer pow2;
- input [31:0] toShift;
- begin
- pow2=1;
- pow2= pow2 << toShift;
- end
- endfunction // pow2
-
- // -------------------------------------------------
- // Assign some constants to appropriately-sized signals to
- // avoid synthesis warnings. This also helps some simulators
- // with their inferred sensitivity lists.
- // -------------------------------------------------
- // Calculate the symbols per word as the power of 2 extended symbols per word
- wire [31:0] symbols_per_word_int = 2**(clog2(AV_SYMBOLS_PER_WORD[UAV_BURSTCOUNT_W_OR_32 : 0] - 1));
- wire [UAV_BURSTCOUNT_W_OR_32 : 0] symbols_per_word = symbols_per_word_int[UAV_BURSTCOUNT_W_OR_32 : 0];
-
-
- reg internal_beginbursttransfer;
- reg internal_begintransfer;
- reg [UAV_ADDRESS_W - 1: 0 ] uav_address_pre;
- reg [UAV_BURSTCOUNT_W - 1 : 0 ] uav_burstcount_pre;
-
-
-
- reg uav_read_pre;
- reg uav_write_pre;
- reg read_accepted;
-
- //Passthru assignmenst
-
- assign uav_writedata = av_writedata;
- assign av_readdata = uav_readdata;
- assign uav_byteenable = av_byteenable;
- assign uav_lock = av_lock;
- assign av_readdatavalid = uav_readdatavalid;
- assign uav_debugaccess = av_debugaccess;
- assign uav_clken = av_clken;
-
- //Response signals
- always_comb
- begin
- if (!USE_READRESPONSE && !USE_WRITERESPONSE)
- av_response = '0;
- else
- av_response = uav_response;
- if (USE_WRITERESPONSE) begin
- uav_writeresponserequest = av_writeresponserequest;
- av_writeresponsevalid = uav_writeresponsevalid;
- end else begin
- uav_writeresponserequest = '0;
- av_writeresponsevalid = '0;
- end
- end
-
- //address + burstcount assignment
-
- reg [UAV_ADDRESS_W - 1 : 0] address_register;
- reg [UAV_BURSTCOUNT_W - 1 : 0] burstcount_register;
-
- always @* begin
- uav_address=uav_address_pre;
- uav_burstcount=uav_burstcount_pre;
-
- if(AV_CONSTANT_BURST_BEHAVIOR && !UAV_CONSTANT_BURST_BEHAVIOR && ~internal_beginbursttransfer) begin
- uav_address=address_register;
- uav_burstcount=burstcount_register;
- end
- end
-
- reg first_burst_stalled;
- reg burst_stalled;
-
-
- wire[UAV_ADDRESS_W-1:0] combi_burst_addr_reg;
- wire [UAV_ADDRESS_W-1:0] combi_addr_reg;
- generate
- if(AV_LINEWRAPBURSTS && AV_MAX_SYMBOL_BURST!=0) begin
- if(AV_MAX_SYMBOL_BURST > UAV_ADDRESS_W - 1) begin
- assign combi_burst_addr_reg = { uav_address_pre[UAV_ADDRESS_W-1:0] + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W-1:0] };
- assign combi_addr_reg = { address_register[UAV_ADDRESS_W-1:0] + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W-1:0] };
- end
- else begin
- assign combi_burst_addr_reg = { uav_address_pre[UAV_ADDRESS_W - 1 : AV_MAX_SYMBOL_BURST], uav_address_pre[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] + AV_SYMBOLS_PER_WORD[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] };
- assign combi_addr_reg = { address_register[UAV_ADDRESS_W - 1 : AV_MAX_SYMBOL_BURST], address_register[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] + AV_SYMBOLS_PER_WORD[AV_MAX_SYMBOL_BURST_MINUS_ONE:0] };
- end
- end
- else begin
- assign combi_burst_addr_reg =
- uav_address_pre + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W_OR_32:0];
- assign combi_addr_reg =
- address_register + AV_SYMBOLS_PER_WORD[UAV_ADDRESS_W_OR_32:0];
- end
- endgenerate
-
- always@(posedge clk, posedge reset) begin
-
- if(reset) begin
- address_register <= '0;
- burstcount_register <= '0;
- first_burst_stalled <= 1'b0;
- burst_stalled <= 1'b0;
- end
- else begin
- address_register <= address_register;
- burstcount_register <= burstcount_register;
-
- if(internal_beginbursttransfer||first_burst_stalled) begin
-
- if(av_waitrequest) begin
- first_burst_stalled <= 1'b1;
- address_register <= uav_address_pre;
- burstcount_register <= uav_burstcount_pre;
- end else begin
- first_burst_stalled <= 1'b0;
- address_register <= combi_burst_addr_reg;
- burstcount_register <= uav_burstcount_pre - symbols_per_word;
- end
- end
-
- else if(internal_begintransfer || burst_stalled) begin
- if(~av_waitrequest) begin
- burst_stalled <= 1'b0;
- address_register <= combi_addr_reg;
- burstcount_register <= burstcount_register - symbols_per_word;
- end else
- burst_stalled<=1'b1;
- end
- end
-
- end
-
- //Address
- always @* begin
- uav_address_pre = '0;
-
- if(AV_ADDRESS_SYMBOLS)
- uav_address_pre=av_address[ ( ADDRESS_HIGH ? ADDRESS_HIGH - 1 : 0 ) : 0 ];
- else begin
- uav_address_pre[ UAV_ADDRESS_W - 1 : ADDRESS_LOW ] = av_address[( ADDRESS_HIGH ? ADDRESS_HIGH - 1 : 0) : 0 ];
- end
- end
-
- //Burstcount
- always@* begin
- uav_burstcount_pre = symbols_per_word; // default to a single transfer
-
- if(USE_BURSTCOUNT) begin
- uav_burstcount_pre = '0;
-
- if(AV_BURSTCOUNT_SYMBOLS)
- uav_burstcount_pre = av_burstcount[( BURSTCOUNT_HIGH ? BURSTCOUNT_HIGH - 1 : 0 ) :0 ];
- else begin
- uav_burstcount_pre[ UAV_BURSTCOUNT_W - 1 : BURSTCOUNT_LOW] = av_burstcount[( BURSTCOUNT_HIGH ? BURSTCOUNT_HIGH - 1 : 0 ) : 0 ];
- end
-
- end
-
- end
-
-
- //waitrequest translation
-
- always@(posedge clk, posedge reset) begin
- if(reset)
- read_accepted <= 1'b0;
- else begin
- read_accepted <= read_accepted;
-
- if(read_accepted == 1 && uav_readdatavalid == 1) // reset acceptance only when rdv arrives
- read_accepted <= 1'b0;
-
- if(read_accepted == 0)
- read_accepted<=av_waitrequest ? uav_read_pre & ~uav_waitrequest : 1'b0;
- end
-
- end
-
- reg write_accepted = 0;
- generate if (AV_REGISTERINCOMINGSIGNALS) begin
- always@(posedge clk, posedge reset) begin
- if(reset)
- write_accepted <= 1'b0;
- else begin
- write_accepted <=
- ~av_waitrequest ? 1'b0 :
- uav_write & ~uav_waitrequest? 1'b1 :
- write_accepted;
- end
- end
- end endgenerate
-
- always@* begin
- av_waitrequest = uav_waitrequest;
-
- if(USE_READDATAVALID == 0 ) begin
- av_waitrequest = uav_read_pre ? ~uav_readdatavalid : uav_waitrequest;
- end
-
- if (AV_REGISTERINCOMINGSIGNALS) begin
- av_waitrequest =
- uav_read_pre ? ~uav_readdatavalid :
- uav_write_pre ? (internal_begintransfer | uav_waitrequest) & ~write_accepted :
- 1'b1;
- end
-
- if(USE_WAITREQUEST == 0) begin
- av_waitrequest = 0;
- end
- end
-
- //read/write generation
- always@* begin
-
- uav_write = 1'b0;
- uav_write_pre = 1'b0;
- uav_read = 1'b0;
- uav_read_pre = 1'b0;
-
- if(!USE_CHIPSELECT) begin
- if (USE_READ) begin
- uav_read_pre=av_read;
- end
-
- if (USE_WRITE) begin
- uav_write_pre=av_write;
- end
- end
- else begin
- if(!USE_WRITE && USE_READ) begin
- uav_read_pre=av_read;
- uav_write_pre=av_chipselect & ~av_read;
- end
- else if(!USE_READ && USE_WRITE) begin
- uav_write_pre=av_write;
- uav_read_pre = av_chipselect & ~av_write;
- end
- else if (USE_READ && USE_WRITE) begin
- uav_write_pre=av_write;
- uav_read_pre=av_read;
- end
- end
-
- if(USE_READDATAVALID == 0)
- uav_read = uav_read_pre & ~read_accepted;
- else
- uav_read = uav_read_pre;
-
- if(AV_REGISTERINCOMINGSIGNALS == 0)
- uav_write=uav_write_pre;
- else
- uav_write=uav_write_pre & ~write_accepted;
-
-
- end
-
- // -------------------
- // Begintransfer Assigment
- // -------------------
-
- reg end_begintransfer;
-
- always@* begin
- if(USE_BEGINTRANSFER) begin
- internal_begintransfer = av_begintransfer;
- end else begin
- internal_begintransfer = ( uav_write | uav_read ) & ~end_begintransfer;
- end
- end
-
- always@ ( posedge clk or posedge reset ) begin
-
- if(reset) begin
- end_begintransfer <= 1'b0;
- end
- else begin
-
- if(internal_begintransfer == 1 && uav_waitrequest)
- end_begintransfer <= 1'b1;
- else if(uav_waitrequest)
- end_begintransfer <= end_begintransfer;
- else
- end_begintransfer <= 1'b0;
-
- end
-
- end
-
- // -------------------
- // Beginbursttransfer Assigment
- // -------------------
-
- reg end_beginbursttransfer;
- wire last_burst_transfer_pre;
- wire last_burst_transfer_reg;
- wire last_burst_transfer;
-
- // compare values before the mux to shorten critical path; benchmark before changing
- assign last_burst_transfer_pre = (uav_burstcount_pre == symbols_per_word);
- assign last_burst_transfer_reg = (burstcount_register == symbols_per_word);
- assign last_burst_transfer = (internal_beginbursttransfer) ? last_burst_transfer_pre : last_burst_transfer_reg;
-
- always@* begin
- if(USE_BEGINBURSTTRANSFER) begin
- internal_beginbursttransfer = av_beginbursttransfer;
- end else begin
- internal_beginbursttransfer = uav_read ? internal_begintransfer : internal_begintransfer && ~end_beginbursttransfer;
- end
- end
-
- always@ ( posedge clk or posedge reset ) begin
-
- if(reset) begin
- end_beginbursttransfer <= 1'b0;
- end
- else begin
- end_beginbursttransfer <= end_beginbursttransfer;
- if( last_burst_transfer && internal_begintransfer || uav_read ) begin
- end_beginbursttransfer <= 1'b0;
- end
- else if(uav_write && internal_begintransfer) begin
- end_beginbursttransfer <= 1'b1;
- end
- end
-
- end
-
- // synthesis translate_off
-
- // ------------------------------------------------
- // check_1 : for waitrequest signal violation
- // Ensure that when waitreqeust is asserted, the master is not allowed to change its controls
- // Exception : begintransfer / beginbursttransfer
- // : previously not in any transaction (idle)
- // Note : Not checking clken which is not exactly part of Avalon controls/inputs
- // : Not using system verilog assertions (seq/prop) since it is not supported if using Modelsim_SE
- // ------------------------------------------------
-
- reg av_waitrequest_r;
- reg av_write_r,av_writeresponserequest_r,av_read_r,av_lock_r,av_chipselect_r,av_debugaccess_r;
- reg [AV_ADDRESS_W-1:0] av_address_r;
- reg [AV_BYTEENABLE_W-1:0] av_byteenable_r;
- reg [AV_BURSTCOUNT_W-1:0] av_burstcount_r;
- reg [AV_DATA_W-1:0] av_writedata_r;
-
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- av_waitrequest_r <= '0;
- av_write_r <= '0;
- av_writeresponserequest_r <= '0;
- av_read_r <= '0;
- av_lock_r <= '0;
- av_chipselect_r <= '0;
- av_debugaccess_r <= '0;
- av_address_r <= '0;
- av_byteenable_r <= '0;
- av_burstcount_r <= '0;
- av_writedata_r <= '0;
-
- end
- else begin
- av_waitrequest_r <= av_waitrequest;
- av_write_r <= av_write;
- av_writeresponserequest_r <= av_writeresponserequest;
- av_read_r <= av_read;
- av_lock_r <= av_lock;
- av_chipselect_r <= av_chipselect;
- av_debugaccess_r <= av_debugaccess;
- av_address_r <= av_address;
- av_byteenable_r <= av_byteenable;
- av_burstcount_r <= av_burstcount;
- av_writedata_r <= av_writedata;
-
- if ( av_waitrequest_r && // When waitrequest is asserted
- ( (av_write != av_write_r) || // Checks that : Input controls/data does not change
- (av_writeresponserequest != av_writeresponserequest_r) ||
- (av_read != av_read_r) ||
- (av_lock != av_lock_r) ||
- (av_debugaccess != av_debugaccess_r) ||
- (av_address != av_address_r) ||
- (av_byteenable != av_byteenable_r) ||
- (av_burstcount != av_burstcount_r)
- ) &&
- (av_write_r | av_read_r) && // Check only when : previously initiated a write/read
- (!USE_CHIPSELECT | av_chipselect_r) // and chipselect was asserted (or unused)
- )
- $display("%t: %m: Error: Input controls/data changed while av_waitrequest is asserted.\nav_address %x --> %x\nav_byteenable %x --> %x\nav_burstcount %x --> %x\nav_writedata %x --> %x\nav_writeresponserequest %x --> %x\nav_write %x --> %x\nav_read %x --> %x\nav_lock %x --> %x\nav_chipselect %x --> %x\nav_debugaccess %x --> %x ", $time(),
- av_address_r , av_address,
- av_byteenable_r , av_byteenable,
- av_burstcount_r , av_burstcount,
- av_writedata_r , av_writedata,
- av_writeresponserequest_r, av_writeresponserequest,
- av_write_r , av_write,
- av_read_r , av_read,
- av_lock_r , av_lock,
- av_chipselect_r, av_chipselect,
- av_debugaccess_r, av_debugaccess);
- end
-
- // end check_1
-
- end
-
- // synthesis translate_on
-
-
- endmodule
diff --git a/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv b/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
deleted file mode 100644
index ea599eb..0000000
--- a/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
+++ /dev/null
@@ -1,588 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2011 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-`timescale 1 ns / 1 ns
-
-module altera_merlin_slave_agent
-#(
- // Packet parameters
- parameter PKT_BEGIN_BURST = 81,
- parameter PKT_DATA_H = 31,
- parameter PKT_DATA_L = 0,
- parameter PKT_SYMBOL_W = 8,
- parameter PKT_BYTEEN_H = 71,
- parameter PKT_BYTEEN_L = 68,
- parameter PKT_ADDR_H = 63,
- parameter PKT_ADDR_L = 32,
- parameter PKT_TRANS_LOCK = 87,
- parameter PKT_TRANS_COMPRESSED_READ = 67,
- parameter PKT_TRANS_POSTED = 66,
- parameter PKT_TRANS_WRITE = 65,
- parameter PKT_TRANS_READ = 64,
- parameter PKT_SRC_ID_H = 74,
- parameter PKT_SRC_ID_L = 72,
- parameter PKT_DEST_ID_H = 77,
- parameter PKT_DEST_ID_L = 75,
- parameter PKT_BURSTWRAP_H = 85,
- parameter PKT_BURSTWRAP_L = 82,
- parameter PKT_BYTE_CNT_H = 81,
- parameter PKT_BYTE_CNT_L = 78,
- parameter PKT_PROTECTION_H = 86,
- parameter PKT_PROTECTION_L = 86,
- parameter PKT_RESPONSE_STATUS_H = 89,
- parameter PKT_RESPONSE_STATUS_L = 88,
- parameter PKT_BURST_SIZE_H = 92,
- parameter PKT_BURST_SIZE_L = 90,
- parameter ST_DATA_W = 93,
- parameter ST_CHANNEL_W = 32,
-
- // Slave parameters
- parameter ADDR_W = PKT_ADDR_H - PKT_ADDR_L + 1,
- parameter AVS_DATA_W = PKT_DATA_H - PKT_DATA_L + 1,
- parameter AVS_BURSTCOUNT_W = 4,
- parameter PKT_SYMBOLS = AVS_DATA_W / PKT_SYMBOL_W,
-
- // Slave agent parameters
- parameter PREVENT_FIFO_OVERFLOW = 0,
- parameter SUPPRESS_0_BYTEEN_CMD = 1,
- parameter USE_READRESPONSE = 0,
- parameter USE_WRITERESPONSE = 0,
-
- // Derived slave parameters
- parameter AVS_BE_W = PKT_BYTEEN_H - PKT_BYTEEN_L + 1,
- parameter BURST_SIZE_W = 3,
-
- // Derived FIFO width
- parameter FIFO_DATA_W = ST_DATA_W + 1
-)
-(
-
- input clk,
- input reset,
-
- // Universal-Avalon anti-slave
- output [ADDR_W-1:0] m0_address,
- output [AVS_BURSTCOUNT_W-1:0] m0_burstcount,
- output [AVS_BE_W-1:0] m0_byteenable,
- output m0_read,
- input [AVS_DATA_W-1:0] m0_readdata,
- input m0_waitrequest,
- output m0_write,
- output [AVS_DATA_W-1:0] m0_writedata,
- input m0_readdatavalid,
- output m0_debugaccess,
- output m0_lock,
- input [1:0] m0_response,
- output m0_writeresponserequest,
- input m0_writeresponsevalid,
-
- // Avalon-ST FIFO interfaces.
- // Note: there's no need to include the "data" field here, at least for
- // reads, since readdata is filled in from slave info. To keep life
- // simple, have a data field, but fill it with 0s.
- // Av-st response fifo source interface
- output reg [FIFO_DATA_W-1:0] rf_source_data,
- output rf_source_valid,
- output rf_source_startofpacket,
- output rf_source_endofpacket,
- input rf_source_ready,
-
- // Av-st response fifo sink interface
- input [FIFO_DATA_W-1:0] rf_sink_data,
- input rf_sink_valid,
- input rf_sink_startofpacket,
- input rf_sink_endofpacket,
- output rf_sink_ready,
-
- // Av-st readdata fifo src interface, data and response
- // extra 2 bits for storing RESPONSE STATUS
- output [AVS_DATA_W+1:0] rdata_fifo_src_data,
- output rdata_fifo_src_valid,
- input rdata_fifo_src_ready,
-
- // Av-st readdata fifo sink interface
- input [AVS_DATA_W+1:0] rdata_fifo_sink_data,
- input rdata_fifo_sink_valid,
- output rdata_fifo_sink_ready,
-
- // Av-st sink command packet interface
- output cp_ready,
- input cp_valid,
- input [ST_DATA_W-1:0] cp_data,
- input [ST_CHANNEL_W-1:0] cp_channel,
- input cp_startofpacket,
- input cp_endofpacket,
-
- // Av-st source response packet interface
- input rp_ready,
- output reg rp_valid,
- output reg [ST_DATA_W-1:0] rp_data,
- output rp_startofpacket,
- output rp_endofpacket
-);
-
- // --------------------------------------------------
- // Ceil(log2()) function log2ceil of 4 = 2
- // --------------------------------------------------
- function integer log2ceil;
- input reg[63:0] val;
- reg [63:0] i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
- // ------------------------------------------------
- // Local Parameters
- // ------------------------------------------------
- localparam DATA_W = PKT_DATA_H - PKT_DATA_L + 1;
- localparam BE_W = PKT_BYTEEN_H - PKT_BYTEEN_L + 1;
- localparam MID_W = PKT_SRC_ID_H - PKT_SRC_ID_L + 1;
- localparam SID_W = PKT_DEST_ID_H - PKT_DEST_ID_L + 1;
- localparam BYTE_CNT_W = PKT_BYTE_CNT_H - PKT_BYTE_CNT_L + 1;
- localparam BURSTWRAP_W = PKT_BURSTWRAP_H - PKT_BURSTWRAP_L + 1;
- localparam BURSTSIZE_W = PKT_BURST_SIZE_H - PKT_BURST_SIZE_L + 1;
- localparam BITS_TO_MASK = log2ceil(PKT_SYMBOLS);
-
- // ------------------------------------------------
- // Signals
- // ------------------------------------------------
- wire [DATA_W-1:0] cmd_data;
- wire [BE_W-1:0] cmd_byteen;
- wire [ADDR_W-1:0] cmd_addr;
- wire [MID_W-1:0] cmd_mid;
- wire [SID_W-1:0] cmd_sid;
- wire cmd_read;
- wire cmd_write;
- wire cmd_compressed;
- wire cmd_posted;
- wire [BYTE_CNT_W-1:0] cmd_byte_cnt;
- wire [BURSTWRAP_W-1:0] cmd_burstwrap;
- wire [BURSTSIZE_W-1:0] cmd_burstsize;
- wire cmd_debugaccess;
-
- wire byteen_asserted;
- wire needs_response_synthesis;
- wire generate_response;
-
- // Assign command fields
- assign cmd_data = cp_data[PKT_DATA_H :PKT_DATA_L ];
- assign cmd_byteen = cp_data[PKT_BYTEEN_H:PKT_BYTEEN_L];
- assign cmd_addr = cp_data[PKT_ADDR_H :PKT_ADDR_L ];
- assign cmd_compressed = cp_data[PKT_TRANS_COMPRESSED_READ];
- assign cmd_posted = cp_data[PKT_TRANS_POSTED];
- assign cmd_write = cp_data[PKT_TRANS_WRITE];
- assign cmd_read = cp_data[PKT_TRANS_READ];
- assign cmd_mid = cp_data[PKT_SRC_ID_H :PKT_SRC_ID_L];
- assign cmd_sid = cp_data[PKT_DEST_ID_H:PKT_DEST_ID_L];
- assign cmd_byte_cnt = cp_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L];
- assign cmd_burstwrap = cp_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L];
- assign cmd_burstsize = cp_data[PKT_BURST_SIZE_H:PKT_BURST_SIZE_L];
- assign cmd_debugaccess = cp_data[PKT_PROTECTION_L];
-
- // Local "ready_for_command" signal: deasserted when the agent is unable to accept
- // another command, e.g. rdv FIFO is full, (local readdata storage is full &&
- // ~rp_ready), ...
- // Say, this could depend on the type of command, for example, even if the
- // rdv FIFO is full, a write request can be accepted. For later.
- wire ready_for_command;
-
- wire local_lock = cp_valid & cp_data[PKT_TRANS_LOCK];
- wire local_write = cp_valid & cp_data[PKT_TRANS_WRITE];
- wire local_read = cp_valid & cp_data[PKT_TRANS_READ];
- wire local_compressed_read = cp_valid & cp_data[PKT_TRANS_COMPRESSED_READ];
- wire nonposted_write_endofpacket = ~cp_data[PKT_TRANS_POSTED] & local_write & cp_endofpacket;
-
- // num_symbols is PKT_SYMBOLS, appropriately sized.
- wire [31:0] int_num_symbols = PKT_SYMBOLS;
- wire [BYTE_CNT_W-1:0] num_symbols = int_num_symbols[BYTE_CNT_W-1:0];
-
- generate
- if (PREVENT_FIFO_OVERFLOW) begin : prevent_fifo_overflow
- // ---------------------------------------------------
- // Backpressure if the slave says to, or if FIFO overflow may occur.
- //
- // All commands are backpressured once the FIFO is full
- // even if they don't need storage. This breaks a long
- // combinatorial path from the master read/write through
- // this logic and back to the master via the backpressure
- // path.
- //
- // To avoid a loss of throughput the FIFO will be parameterized
- // one slot deeper. The extra slot should never be used in normal
- // operation, but should a slave misbehave and accept one more
- // read than it should then backpressure will kick in.
- //
- // An example: assume a slave with MPRT = 2. It can accept a
- // command sequence RRWW without backpressuring. If the FIFO is
- // only 2 deep, we'd backpressure the writes leading to loss of
- // throughput. If the FIFO is 3 deep, we'll only backpressure when
- // RRR... which is an illegal condition anyway.
- // ---------------------------------------------------
-
- assign ready_for_command = rf_source_ready;
- assign cp_ready = (~m0_waitrequest | ~byteen_asserted) && ready_for_command;
-
- end else begin : no_prevent_fifo_overflow
-
- // Do not suppress the command or the slave will
- // not be able to waitrequest
- assign ready_for_command = 1'b1;
- // Backpressure only if the slave says to.
- assign cp_ready = ~m0_waitrequest | ~byteen_asserted;
-
- end
- endgenerate
-
- generate if (SUPPRESS_0_BYTEEN_CMD) begin : suppress_0_byteen_cmd
- assign byteen_asserted = |cmd_byteen;
- end else begin : no_suppress_0_byteen_cmd
- assign byteen_asserted = 1'b1;
- end
- endgenerate
-
- // -------------------------------------------------------------------
- // Extract avalon signals from command packet.
- // -------------------------------------------------------------------
- // Mask off the lower bits of address.
- // The burst adapter before this component will break narrow sized packets
- // into sub-bursts of length 1. However, the packet addresses are preserved,
- // which means this component may see size-aligned addresses.
- //
- // Masking ensures that the addresses seen by an Avalon slave are aligned to
- // the full data width instead of the size.
- //
- // Example:
- // output from burst adapter (datawidth=4, size=2 bytes):
- // subburst1 addr=0, subburst2 addr=2, subburst3 addr=4, subburst4 addr=6
- // expected output from slave agent:
- // subburst1 addr=0, subburst2 addr=0, subburst3 addr=4, subburst4 addr=4
- generate
- if (BITS_TO_MASK > 0) begin : mask_address
-
- assign m0_address = { cmd_addr[ADDR_W-1:BITS_TO_MASK], {BITS_TO_MASK{1'b0}} };
-
- end else begin : no_mask_address
-
- assign m0_address = cmd_addr;
-
- end
- endgenerate
-
- assign m0_byteenable = cmd_byteen;
- assign m0_writedata = cmd_data;
-
- // Note: no Avalon-MM slave in existence accepts uncompressed read bursts -
- // this sort of burst exists only in merlin fabric ST packets. What to do
- // if we see such a burst? All beats in that burst need to be transmitted
- // to the slave so we have enough space-time for byteenable expression.
- //
- // There can be multiple bursts in a packet, but only one beat per burst
- // in cases. The exception is when we've decided not to insert a
- // burst adapter for efficiency reasons, in which case this agent is also
- // responsible for driving burstcount to 1 on each beat of an uncompressed
- // read burst.
-
- assign m0_read = ready_for_command & byteen_asserted &
- (local_compressed_read | local_read);
-
- generate
- begin : m0_burstcount_zero_pad
- // AVS_BURSTCOUNT_W and BYTE_CNT_W may not be equal. Assign m0_burstcount
- // from a sub-range, or 0-pad, as appropriate.
- if (AVS_BURSTCOUNT_W > BYTE_CNT_W) begin
- wire [AVS_BURSTCOUNT_W - BYTE_CNT_W - 1 : 0] zero_pad =
- {(AVS_BURSTCOUNT_W - BYTE_CNT_W) {1'b0}};
- assign m0_burstcount = (local_read & ~local_compressed_read) ?
- {zero_pad, num_symbols} :
- {zero_pad, cmd_byte_cnt};
- end
- else begin : m0_burstcount_no_pad
- assign m0_burstcount = (local_read & ~local_compressed_read) ?
- num_symbols[AVS_BURSTCOUNT_W-1:0] :
- cmd_byte_cnt[AVS_BURSTCOUNT_W-1:0];
- end
- end
- endgenerate
-
- assign m0_write = ready_for_command & local_write & byteen_asserted;
- assign m0_lock = ready_for_command & local_lock & (m0_read | m0_write);
- assign m0_debugaccess = cmd_debugaccess;
- // For now, to support write response
- assign m0_writeresponserequest = ready_for_command & local_write & byteen_asserted & !cmd_posted;
- //assign m0_writeresponserequest = '0;
-
- // -------------------------------------------------------------------
- // Indirection layer for response packet values. Some may always wire
- // directly from the slave translator; others will no doubt emerge from
- // various FIFOs.
- // What to put in resp_data when a write occured? Answer: it does not
- // matter, because only response status is needed for non-posted writes,
- // and the packet already has a field for that.
-
- // tgngo:Use the rdata_fifo to store write response as well
- // So that we wont lost response if master can back-pressured
- // as well as it needs for write response merging
- assign rdata_fifo_src_valid = m0_readdatavalid | m0_writeresponsevalid;
- //assign rdata_fifo_src_valid = m0_readdatavalid;
- assign rdata_fifo_src_data = {m0_response,m0_readdata};
-
- // ------------------------------------------------------------------
- // Generate a token when read commands are suppressed. The token
- // is stored in the response FIFO, and will be used to synthesize
- // a read response. The same token is used for non-posted write
- // response synthesis.
- //
- // Note: this token is not generated for suppressed uncompressed read cycles;
- // the burst uncompression logic at the read side of the response FIFO
- // generates the correct number of responses.
- // ------------------------------------------------------------------
- // When the slave can return the response, let it does its works. Dont generate sysnthesis response
- assign needs_response_synthesis = ((local_read | local_compressed_read) & !byteen_asserted) | (nonposted_write_endofpacket && !USE_WRITERESPONSE);
-
- // Avalon-ST interfaces to external response fifo:
- // tgngo:Currently, with "generate response synthesis", only one write command is allowed to write in at eop of non-posted write
- // To support response from slave, we need to store each sub-burst of write command into fifo.
- // Each sub-burst will return a response and these two command and response are popped out together
- // Resposne merging will happen and at end_of_packet of the command - the last sub-burst write
- // the slave agent will send out the final merged response
-
- wire internal_cp_endofburst;
- wire [31:0] minimum_bytecount_wire = PKT_SYMBOLS; // to solve qis warning
- wire [AVS_BURSTCOUNT_W-1:0] minimum_bytecount;
- assign minimum_bytecount = minimum_bytecount_wire[AVS_BURSTCOUNT_W-1:0];
- assign internal_cp_endofburst = (cmd_byte_cnt == minimum_bytecount);
- wire local_nonposted_write = ~cp_data[PKT_TRANS_POSTED] & local_write;
- wire nonposted_end_of_subburst = local_nonposted_write & internal_cp_endofburst;
-
- assign rf_source_valid = (local_read | local_compressed_read | (nonposted_write_endofpacket && !USE_WRITERESPONSE) | (USE_WRITERESPONSE && nonposted_end_of_subburst))
- & ready_for_command & cp_ready;
- assign rf_source_startofpacket = cp_startofpacket;
- assign rf_source_endofpacket = cp_endofpacket;
- always @* begin
- // default: assign every command packet field to the response FIFO...
- rf_source_data = {1'b0, cp_data};
-
- // ... and override select fields as needed.
- rf_source_data[FIFO_DATA_W-1] = needs_response_synthesis;
- rf_source_data[PKT_DATA_H :PKT_DATA_L] = {DATA_W {1'b0}};
- rf_source_data[PKT_BYTEEN_H :PKT_BYTEEN_L] = cmd_byteen;
- rf_source_data[PKT_ADDR_H :PKT_ADDR_L] = cmd_addr;
- //rf_source_data[PKT_ADDR_H :PKT_ADDR_L] = m0_address;
- rf_source_data[PKT_TRANS_COMPRESSED_READ] = cmd_compressed;
- rf_source_data[PKT_TRANS_POSTED] = cmd_posted;
- rf_source_data[PKT_TRANS_WRITE] = cmd_write;
- rf_source_data[PKT_TRANS_READ] = cmd_read;
- rf_source_data[PKT_SRC_ID_H :PKT_SRC_ID_L] = cmd_mid;
- rf_source_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = cmd_sid;
- rf_source_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L] = cmd_byte_cnt;
- rf_source_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L] = cmd_burstwrap;
- rf_source_data[PKT_BURST_SIZE_H:PKT_BURST_SIZE_L] = cmd_burstsize;
- rf_source_data[PKT_PROTECTION_H:PKT_PROTECTION_L] = '0;
- rf_source_data[PKT_PROTECTION_L] = cmd_debugaccess;
- end
-
- wire uncompressor_source_valid;
- wire [BURSTSIZE_W-1:0] uncompressor_burstsize;
-
- //assign rp_valid = rdata_fifo_sink_valid | uncompressor_source_valid;
- // tgngo: last_write_response indicates the last response of the burst (incase need sub-burst)
- // at this time, the final response merged will send out, and rp_valid is only asserted
- // for one response for whole burst
- generate
- if (USE_READRESPONSE & USE_WRITERESPONSE) begin
- wire last_write_response = rf_sink_data[PKT_TRANS_WRITE] & !rf_sink_data[PKT_TRANS_POSTED] & rf_sink_endofpacket;
- always @* begin
- if (rf_sink_data[PKT_TRANS_WRITE] == 1)
- rp_valid = rdata_fifo_sink_valid & last_write_response;
- else
- rp_valid = rdata_fifo_sink_valid | uncompressor_source_valid;
- end
- end else begin
- always @* begin
- rp_valid = rdata_fifo_sink_valid | uncompressor_source_valid;
- end
- end
- endgenerate
- // ------------------------------------------------------------------
- // Response merging
- // ------------------------------------------------------------------
- wire [1:0] current_response = rdata_fifo_sink_data[AVS_DATA_W+1:AVS_DATA_W];
- reg [1:0] response_merged;
- generate
- begin: response_merging
- if (USE_READRESPONSE & USE_WRITERESPONSE) begin
- reg first_write_response;
- reg reset_merged_output;
- reg [1:0] previous_response_in;
- reg [1:0] previous_response;
-
- always_ff @(posedge clk, posedge reset) begin
- if (reset) begin
- first_write_response <= 1'b1;
- end
- else begin // Merging work for write response, for read: previous_response_in = current_response
- if (rf_sink_valid & rdata_fifo_sink_valid & rf_sink_data[PKT_TRANS_WRITE]) begin
- first_write_response <= 1'b0;
- if (rf_sink_endofpacket)
- first_write_response <= 1'b1;
- end
- end
- end
-
- always_comb begin
- reset_merged_output = first_write_response && rdata_fifo_sink_valid;
- previous_response_in = reset_merged_output ? current_response : previous_response;
- response_merged = current_response >= previous_response ? current_response: previous_response_in;
- end
-
- always_ff @(posedge clk or posedge reset) begin
- if (reset) begin
- previous_response <= 2'b00;
- end
- else begin
- if (rf_sink_valid & rdata_fifo_sink_valid) begin
- previous_response <= response_merged;
- end
- end
- end
- end else begin
- always @* begin
- response_merged = current_response;
- end
- end
- end
- endgenerate
-
- assign generate_response = rf_sink_data[FIFO_DATA_W-1];
-
- wire [BYTE_CNT_W-1:0] rf_sink_byte_cnt = rf_sink_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L];
- wire rf_sink_compressed = rf_sink_data[PKT_TRANS_COMPRESSED_READ];
- wire [BURSTWRAP_W-1:0] rf_sink_burstwrap = rf_sink_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L];
- wire [BURSTSIZE_W-1:0] rf_sink_burstsize = rf_sink_data[PKT_BURST_SIZE_H:PKT_BURST_SIZE_L];
- wire [ADDR_W-1:0] rf_sink_addr = rf_sink_data[PKT_ADDR_H:PKT_ADDR_L];
- // a non posted write response is always completed in 1 cycle. Modify the startofpacket signal to 1'b1 instead of taking whatever is in the rf_fifo
- wire rf_sink_startofpacket_wire = rf_sink_data[PKT_TRANS_WRITE] ? 1'b1 : rf_sink_startofpacket;
-
- wire [BYTE_CNT_W-1:0] burst_byte_cnt;
- wire [BURSTWRAP_W-1:0] rp_burstwrap;
- wire [ADDR_W-1:0] rp_address;
- wire rp_is_compressed;
-
- // ------------------------------------------------------------------
- // Backpressure the readdata fifo if we're supposed to synthesize a response.
- // This may be a read response (for suppressed reads) or a write response
- // (for non-posted writes).
- // ------------------------------------------------------------------
- assign rdata_fifo_sink_ready = rdata_fifo_sink_valid & rp_ready & ~(rf_sink_valid & generate_response);
-
- always @* begin
- // By default, return all fields...
- rp_data = rf_sink_data[ST_DATA_W - 1 : 0];
-
- // ... and override specific fields.
- rp_data[PKT_DATA_H :PKT_DATA_L] = rdata_fifo_sink_data[AVS_DATA_W-1:0];
- // Assignments directly from the response fifo.
- rp_data[PKT_TRANS_POSTED] = rf_sink_data[PKT_TRANS_POSTED];
- rp_data[PKT_TRANS_WRITE] = rf_sink_data[PKT_TRANS_WRITE];
- rp_data[PKT_SRC_ID_H :PKT_SRC_ID_L] = rf_sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
- rp_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = rf_sink_data[PKT_SRC_ID_H : PKT_SRC_ID_L];
- rp_data[PKT_BYTEEN_H :PKT_BYTEEN_L] = rf_sink_data[PKT_BYTEEN_H : PKT_BYTEEN_L];
- rp_data[PKT_PROTECTION_H:PKT_PROTECTION_L] = rf_sink_data[PKT_PROTECTION_H:PKT_PROTECTION_L];
-
- // Burst uncompressor assignments
- rp_data[PKT_ADDR_H :PKT_ADDR_L] = rp_address;
- rp_data[PKT_BURSTWRAP_H:PKT_BURSTWRAP_L] = rp_burstwrap;
- rp_data[PKT_BYTE_CNT_H:PKT_BYTE_CNT_L] = burst_byte_cnt;
- rp_data[PKT_TRANS_READ] = rf_sink_data[PKT_TRANS_READ] | rf_sink_data[PKT_TRANS_COMPRESSED_READ];
- rp_data[PKT_TRANS_COMPRESSED_READ] = rp_is_compressed;
-
- // avalon slaves always respond with "okay" -> not true for now
- //rp_data[PKT_RESPONSE_STATUS_H:PKT_RESPONSE_STATUS_L] = {RESPONSE_W{ 1'b0 }};
- rp_data[PKT_RESPONSE_STATUS_H:PKT_RESPONSE_STATUS_L] = response_merged;
- rp_data[PKT_BURST_SIZE_H:PKT_BURST_SIZE_L] = uncompressor_burstsize;
- end
-
- // ------------------------------------------------------------------
- // Note: the burst uncompressor may be asked to generate responses for
- // write packets; these are treated the same as single-cycle uncompressed
- // reads.
- // ------------------------------------------------------------------
- altera_merlin_burst_uncompressor #(
- .ADDR_W (ADDR_W),
- .BURSTWRAP_W (BURSTWRAP_W),
- .BYTE_CNT_W (BYTE_CNT_W),
- .PKT_SYMBOLS (PKT_SYMBOLS)
- ) uncompressor
- (
- .clk (clk),
- .reset (reset),
- .sink_startofpacket (rf_sink_startofpacket_wire),
- .sink_endofpacket (rf_sink_endofpacket),
- .sink_valid (rf_sink_valid & (rdata_fifo_sink_valid | generate_response)),
- .sink_ready (rf_sink_ready),
- .sink_addr (rf_sink_addr),
- .sink_burstwrap (rf_sink_burstwrap),
- .sink_byte_cnt (rf_sink_byte_cnt),
- .sink_is_compressed (rf_sink_compressed),
- .sink_burstsize (rf_sink_burstsize),
-
- .source_startofpacket (rp_startofpacket),
- .source_endofpacket (rp_endofpacket),
- .source_valid (uncompressor_source_valid),
- .source_ready (rp_ready),
- .source_addr (rp_address),
- .source_burstwrap (rp_burstwrap),
- .source_byte_cnt (burst_byte_cnt),
- .source_is_compressed (rp_is_compressed),
- .source_burstsize (uncompressor_burstsize)
- );
-
-//--------------------------------------
-// Assertion: In case slave support response. Yhe slave needs return response in order
-// Ex: non-posted write followed by a read: write response must complete before read data
-//--------------------------------------
-// synthesis translate_off
-ERROR_write_response_and_read_response_cannot_happen_same_time:
- assert property ( @(posedge clk)
- disable iff (reset) !(m0_writeresponsevalid && m0_readdatavalid)
- );
-
-// synthesis translate_on
-endmodule
-
diff --git a/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv b/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
deleted file mode 100644
index bcb2311..0000000
--- a/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
+++ /dev/null
@@ -1,533 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------
-// Merlin Slave Translator
-//
-// Translates Universal Avalon MM Slave
-// to any Avalon MM Slave
-// -------------------------------------
-//
-//Notable Note: 0 AV_READLATENCY is not allowed and will be converted to a 1 cycle readlatency in all cases but one
-//If you declare a slave with fixed read timing requirements, the readlatency of such a slave will be allowed to be zero
-//The key feature here is that no same cycle turnaround data is processed through the fabric.
-
-//import avalon_utilities_pkg::*;
-
-`timescale 1 ns / 1 ns
-
-module altera_merlin_slave_translator
- #(
- parameter
- //Widths
- AV_ADDRESS_W = 32,
- AV_DATA_W = 32,
- AV_BURSTCOUNT_W = 4,
- AV_BYTEENABLE_W = 4,
- UAV_BYTEENABLE_W = 4,
-
- //Read Latency
- AV_READLATENCY = 1,
-
- //Timing
- AV_READ_WAIT_CYCLES = 0,
- AV_WRITE_WAIT_CYCLES = 0,
- AV_SETUP_WAIT_CYCLES = 0,
- AV_DATA_HOLD_CYCLES = 0,
-
- //Optional Port Declarations
- USE_READDATAVALID = 1,
- USE_WAITREQUEST = 1,
- USE_READRESPONSE = 0,
- USE_WRITERESPONSE = 0,
-
- //Variable Addressing
- AV_SYMBOLS_PER_WORD = 4,
- AV_ADDRESS_SYMBOLS = 0,
- AV_BURSTCOUNT_SYMBOLS = 0,
- BITS_PER_WORD = clog2_plusone(AV_SYMBOLS_PER_WORD - 1),
- UAV_ADDRESS_W = 38,
- UAV_BURSTCOUNT_W = 10,
- UAV_DATA_W = 32,
-
- AV_CONSTANT_BURST_BEHAVIOR = 0,
- UAV_CONSTANT_BURST_BEHAVIOR = 0,
- CHIPSELECT_THROUGH_READLATENCY = 0,
-
- // Tightly-Coupled Options
- USE_UAV_CLKEN = 0,
- AV_REQUIRE_UNALIGNED_ADDRESSES = 0
- )
- (
-
- // -------------------
- // Clock & Reset
- // -------------------
- input wire clk,
- input wire reset,
-
- // -------------------
- // Universal Avalon Slave
- // -------------------
-
- input wire [UAV_ADDRESS_W - 1 : 0] uav_address,
- input wire [UAV_DATA_W - 1 : 0] uav_writedata,
- input wire uav_write,
- input wire uav_read,
- input wire [UAV_BURSTCOUNT_W - 1 : 0] uav_burstcount,
- input wire [UAV_BYTEENABLE_W - 1 : 0] uav_byteenable,
- input wire uav_lock,
- input wire uav_debugaccess,
- input wire uav_clken,
-
- output logic uav_readdatavalid,
- output logic uav_waitrequest,
- output logic [UAV_DATA_W - 1 : 0] uav_readdata,
- output logic [1:0] uav_response,
- input wire uav_writeresponserequest,
- output logic uav_writeresponsevalid,
-
- // -------------------
- // Customizable Avalon Master
- // -------------------
- output logic [AV_ADDRESS_W - 1 : 0] av_address,
- output logic [AV_DATA_W - 1 : 0] av_writedata,
- output logic av_write,
- output logic av_read,
- output logic [AV_BURSTCOUNT_W - 1 : 0] av_burstcount,
- output logic [AV_BYTEENABLE_W - 1 : 0] av_byteenable,
- output logic [AV_BYTEENABLE_W - 1 : 0] av_writebyteenable,
- output logic av_begintransfer,
- output wire av_chipselect,
- output logic av_beginbursttransfer,
- output logic av_lock,
- output wire av_clken,
- output wire av_debugaccess,
- output wire av_outputenable,
-
- input logic [AV_DATA_W - 1 : 0] av_readdata,
- input logic av_readdatavalid,
- input logic av_waitrequest,
-
- input logic [1:0] av_response,
- output logic av_writeresponserequest,
- input wire av_writeresponsevalid
-
- );
-
- function integer clog2_plusone;
- input [31:0] Depth;
- integer i;
- begin
- i = Depth;
- for(clog2_plusone = 0; i > 0; clog2_plusone = clog2_plusone + 1)
- i = i >> 1;
- end
-
- endfunction
-
- function integer max;
- //returns the larger of two passed arguments
- input [31:0] one;
- input [31:0] two;
-
- if(one > two)
- max=one;
- else
- max=two;
- endfunction // int
-
- localparam AV_READ_WAIT_INDEXED = (AV_SETUP_WAIT_CYCLES + AV_READ_WAIT_CYCLES);
- localparam AV_WRITE_WAIT_INDEXED = (AV_SETUP_WAIT_CYCLES + AV_WRITE_WAIT_CYCLES);
- localparam AV_DATA_HOLD_INDEXED = (AV_WRITE_WAIT_INDEXED + AV_DATA_HOLD_CYCLES);
- localparam LOG2_OF_LATENCY_SUM = max(clog2_plusone(AV_READ_WAIT_INDEXED + 1),clog2_plusone(AV_DATA_HOLD_INDEXED + 1));
- localparam BURSTCOUNT_SHIFT_SELECTOR = AV_BURSTCOUNT_SYMBOLS ? 0 : BITS_PER_WORD;
- localparam ADDRESS_SHIFT_SELECTOR = AV_ADDRESS_SYMBOLS ? 0 : BITS_PER_WORD;
-
- localparam ADDRESS_HIGH = ( UAV_ADDRESS_W > AV_ADDRESS_W + ADDRESS_SHIFT_SELECTOR ) ?
- AV_ADDRESS_W :
- UAV_ADDRESS_W - ADDRESS_SHIFT_SELECTOR;
-
- localparam BURSTCOUNT_HIGH = ( UAV_BURSTCOUNT_W > AV_BURSTCOUNT_W + BURSTCOUNT_SHIFT_SELECTOR ) ?
- AV_BURSTCOUNT_W :
- UAV_BURSTCOUNT_W - BURSTCOUNT_SHIFT_SELECTOR;
- localparam BYTEENABLE_ADDRESS_BITS = ( clog2_plusone(UAV_BYTEENABLE_W) - 1 ) >= 1 ? clog2_plusone(UAV_BYTEENABLE_W) - 1 : 1;
-
-
- // Calculate the symbols per word as the power of 2 extended symbols per word
- wire [31 : 0] symbols_per_word_int = 2**(clog2_plusone(AV_SYMBOLS_PER_WORD[UAV_BURSTCOUNT_W : 0] - 1));
- wire [UAV_BURSTCOUNT_W : 0] symbols_per_word = symbols_per_word_int[UAV_BURSTCOUNT_W : 0];
-
- // +--------------------------------
- // |Backwards Compatibility Signals
- // +--------------------------------
- assign av_clken = (USE_UAV_CLKEN) ? uav_clken : 1'b1;
- assign av_debugaccess = uav_debugaccess;
-
- // +-------------------
- // |Passthru Signals
- // +-------------------
- always_comb
- begin
- if (!USE_READRESPONSE && !USE_WRITERESPONSE) begin
- uav_response = '0;
- end else begin
- uav_response = av_response;
- end
- end
- assign av_writeresponserequest = uav_writeresponserequest;
- assign uav_writeresponsevalid = av_writeresponsevalid;
-
- //-------------------------
- //Writedata and Byteenable
- //-------------------------
-
- always@* begin
- av_byteenable = '0;
- av_byteenable = uav_byteenable[AV_BYTEENABLE_W - 1 : 0];
- end
-
- always@* begin
- av_writedata = '0;
- av_writedata = uav_writedata[AV_DATA_W - 1 : 0];
- end
-
- // +-------------------
- // |Calculated Signals
- // +-------------------
-
- logic [UAV_ADDRESS_W - 1 : 0 ] real_uav_address;
-
- function [BYTEENABLE_ADDRESS_BITS - 1 : 0 ] decode_byteenable;
- input [UAV_BYTEENABLE_W - 1 : 0 ] byteenable;
-
- for(int i = 0 ; i < UAV_BYTEENABLE_W; i++ ) begin
- if(byteenable[i] == 1) begin
- return i;
- end
- end
-
- return '0;
-
- endfunction
-
- reg [AV_BURSTCOUNT_W - 1 : 0] burstcount_reg;
- reg [AV_ADDRESS_W - 1 : 0] address_reg;
-
-
- always@(posedge clk, posedge reset) begin
- if(reset) begin
- burstcount_reg <= '0;
- address_reg <= '0;
- end
- else begin
- burstcount_reg <= burstcount_reg;
- address_reg <= address_reg;
-
- if(av_beginbursttransfer) begin
- burstcount_reg <= uav_burstcount [BURSTCOUNT_HIGH - 1 + BURSTCOUNT_SHIFT_SELECTOR : BURSTCOUNT_SHIFT_SELECTOR ];
- address_reg <= real_uav_address [ADDRESS_HIGH - 1 + ADDRESS_SHIFT_SELECTOR : ADDRESS_SHIFT_SELECTOR ];
-
- end
- end
- end
-
-
- logic [BYTEENABLE_ADDRESS_BITS-1:0] temp_wire;
-
- always@* begin
- if( AV_REQUIRE_UNALIGNED_ADDRESSES == 1) begin
- temp_wire = decode_byteenable(uav_byteenable);
-
- real_uav_address = { uav_address[UAV_ADDRESS_W - 1 : BYTEENABLE_ADDRESS_BITS ], temp_wire[BYTEENABLE_ADDRESS_BITS - 1 : 0 ] };
- end
- else begin
- real_uav_address = uav_address;
- end
-
- av_address = real_uav_address[ADDRESS_HIGH - 1 + ADDRESS_SHIFT_SELECTOR : ADDRESS_SHIFT_SELECTOR ];
-
- if( AV_CONSTANT_BURST_BEHAVIOR && !UAV_CONSTANT_BURST_BEHAVIOR && ~av_beginbursttransfer )
- av_address = address_reg;
- end
-
- always@* begin
- av_burstcount=uav_burstcount[BURSTCOUNT_HIGH - 1 + BURSTCOUNT_SHIFT_SELECTOR : BURSTCOUNT_SHIFT_SELECTOR ];
-
- if( AV_CONSTANT_BURST_BEHAVIOR && !UAV_CONSTANT_BURST_BEHAVIOR && ~av_beginbursttransfer )
- av_burstcount = burstcount_reg;
- end
-
- always@* begin
- av_lock = uav_lock;
- end
-
- // -------------------
- // Writebyteenable Assignment
- // -------------------
-
-always@* begin
- av_writebyteenable = { (AV_BYTEENABLE_W){uav_write} } & uav_byteenable[AV_BYTEENABLE_W - 1 : 0];
-end
-
- // -------------------
- // Waitrequest Assignment
- // -------------------
-
- reg av_waitrequest_generated;
- reg av_waitrequest_generated_read;
- reg av_waitrequest_generated_write;
- reg waitrequest_reset_override;
-
- reg [ ( LOG2_OF_LATENCY_SUM ? LOG2_OF_LATENCY_SUM - 1 : 0 ) : 0 ] wait_latency_counter;
-
- always@(posedge reset, posedge clk) begin
-
- if(reset) begin
- wait_latency_counter <= '0;
- waitrequest_reset_override <= 1'h1;
- end
- else begin
- waitrequest_reset_override <= 1'h0;
-
- wait_latency_counter <= '0;
-
- if( uav_read | uav_write )
- wait_latency_counter <= wait_latency_counter + 1'h1;
-
- if( ~uav_waitrequest | waitrequest_reset_override )
- wait_latency_counter <= '0;
-
- end
-
- end
-
-
- always @* begin
-
- av_read = uav_read;
- av_write = uav_write;
-
- av_waitrequest_generated = 1'h1;
- av_waitrequest_generated_read = 1'h1;
- av_waitrequest_generated_write = 1'h1;
-
- if(LOG2_OF_LATENCY_SUM == 1)
- av_waitrequest_generated = 0;
-
- if(LOG2_OF_LATENCY_SUM > 1 && !USE_WAITREQUEST) begin
- av_read = wait_latency_counter >= AV_SETUP_WAIT_CYCLES && uav_read;
- av_write = wait_latency_counter >= AV_SETUP_WAIT_CYCLES && uav_write && wait_latency_counter <= AV_WRITE_WAIT_INDEXED;
-
- av_waitrequest_generated_read = wait_latency_counter != AV_READ_WAIT_INDEXED;
- av_waitrequest_generated_write = wait_latency_counter != AV_DATA_HOLD_INDEXED;
-
- if(uav_write)
- av_waitrequest_generated = av_waitrequest_generated_write;
- else
- av_waitrequest_generated = av_waitrequest_generated_read;
-
- end
-
- if(USE_WAITREQUEST) begin
- uav_waitrequest = av_waitrequest;
- end
- else begin
- uav_waitrequest = av_waitrequest_generated | waitrequest_reset_override;
- end
-
- end
-
- // --------------
- // Readdata Assignment
- // --------------
-
- reg[(AV_DATA_W ? AV_DATA_W -1 : 0 ): 0] av_readdata_pre;
-
- always@(posedge clk, posedge reset) begin
- if(reset)
- av_readdata_pre <= 'b0;
- else
- av_readdata_pre <= av_readdata;
- end
-
- always@* begin
- uav_readdata = '0;
-
- if( AV_READLATENCY != 0 || USE_READDATAVALID ) begin
- uav_readdata = av_readdata;
- end
- else begin
- uav_readdata = av_readdata_pre;
- end
- end
- // -------------------
- // Readdatavalid Assigment
- // -------------------
-
- reg[(AV_READLATENCY>0 ? AV_READLATENCY-1:0) :0] read_latency_shift_reg;
- reg top_read_latency_shift_reg;
-
-
-
- always@* begin
-
- uav_readdatavalid=top_read_latency_shift_reg;
-
- if(USE_READDATAVALID) begin
- uav_readdatavalid = av_readdatavalid;
- end
-
- end
-
- always@* begin
-
- top_read_latency_shift_reg = uav_read & ~uav_waitrequest & ~waitrequest_reset_override;
-
- if(AV_READLATENCY == 1 || AV_READLATENCY == 0 ) begin
- top_read_latency_shift_reg=read_latency_shift_reg;
- end
-
- if (AV_READLATENCY > 1) begin
- top_read_latency_shift_reg = read_latency_shift_reg[(AV_READLATENCY ? AV_READLATENCY-1 : 0)];
- end
-
- end
-
- always@(posedge reset, posedge clk) begin
-
- if (reset) begin
- read_latency_shift_reg <= '0;
- end
- else if (av_clken) begin
-
- read_latency_shift_reg <= uav_read && ~uav_waitrequest & ~waitrequest_reset_override;
-
- for (int i=0; i+1 < AV_READLATENCY ; i+=1 ) begin
- read_latency_shift_reg[i+1] <= read_latency_shift_reg[i];
- end
-
- end
-
- end
-
- // ------------
- // Chipselect and OutputEnable
- // ------------
-
- reg av_chipselect_pre;
- wire cs_extension;
- reg av_outputenable_pre;
-
-
- assign av_chipselect = (uav_read | uav_write) ? 1'b1 : av_chipselect_pre;
- assign cs_extension = ( (^ read_latency_shift_reg) & ~top_read_latency_shift_reg ) | ((| read_latency_shift_reg) & ~(^ read_latency_shift_reg));
-
- assign av_outputenable = uav_read ? 1'b1 : av_outputenable_pre;
-
- always@(posedge reset, posedge clk) begin
- if(reset)
- av_outputenable_pre <= 1'b0;
- else if( AV_READLATENCY == 0 && AV_READ_WAIT_INDEXED != 0 )
- av_outputenable_pre <= 0;
- else
- av_outputenable_pre <= cs_extension | uav_read;
- end
-
- always@(posedge reset, posedge clk) begin
- if(reset) begin
- av_chipselect_pre <= 1'b0;
- end
- else begin
- av_chipselect_pre <= 1'b0;
-
- if(AV_READLATENCY != 0 && CHIPSELECT_THROUGH_READLATENCY == 1) begin
- //The AV_READLATENCY term is only here to prevent chipselect from remaining asserted while read and write fall.
- //There is no functional impact as 0 cycle transactions are treated as 1 cycle on the other side of the translator.
- if(uav_read) begin
- av_chipselect_pre <= 1'b1;
- end
- else if(cs_extension == 1) begin
- av_chipselect_pre <= 1'b1;
- end
-
- end
- end
- end
-
- // -------------------
- // Begintransfer Assigment
- // -------------------
-
- reg end_begintransfer;
-
- always@* begin
- av_begintransfer = ( uav_write | uav_read ) & ~end_begintransfer;
- end
-
- always@ ( posedge clk or posedge reset ) begin
-
- if(reset) begin
- end_begintransfer <= 1'b0;
- end
- else begin
-
- if(av_begintransfer == 1 && uav_waitrequest && ~waitrequest_reset_override)
- end_begintransfer <= 1'b1;
- else if(uav_waitrequest)
- end_begintransfer <= end_begintransfer;
- else
- end_begintransfer <= 1'b0;
-
- end
-
- end
-
- // -------------------
- // Beginbursttransfer Assigment
- // -------------------
-
- reg end_beginbursttransfer;
- reg in_transfer;
-
-
-
- always@* begin
- av_beginbursttransfer = uav_read ? av_begintransfer : (av_begintransfer && ~end_beginbursttransfer && ~in_transfer);
- end
-
- always@ ( posedge clk or posedge reset ) begin
- if(reset) begin
- end_beginbursttransfer <= 1'b0;
- in_transfer <= 1'b0;
- end
- else begin
-
- end_beginbursttransfer <= uav_write & ( uav_burstcount != symbols_per_word );
-
- if(uav_write && uav_burstcount == symbols_per_word)
- in_transfer <=1'b0;
- else if(uav_write)
- in_transfer <=1'b1;
-
- end
-
- end
-
-endmodule
diff --git a/db/ip/nios_system/submodules/altera_reset_controller.sdc b/db/ip/nios_system/submodules/altera_reset_controller.sdc
deleted file mode 100644
index d58dd05..0000000
--- a/db/ip/nios_system/submodules/altera_reset_controller.sdc
+++ /dev/null
@@ -1,33 +0,0 @@
-# (C) 2001-2013 Altera Corporation. All rights reserved.
-# Your use of Altera Corporation's design tools, logic functions and other
-# software and tools, and its AMPP partner logic functions, and any output
-# files any of the foregoing (including device programming or simulation
-# files), and any associated documentation or information are expressly subject
-# to the terms and conditions of the Altera Program License Subscription
-# Agreement, Altera MegaCore Function License Agreement, or other applicable
-# license agreement, including, without limitation, that your use is for the
-# sole purpose of programming logic devices manufactured by Altera and sold by
-# Altera or its authorized distributors. Please refer to the applicable
-# agreement for further details.
-
-
-# +---------------------------------------------------
-# | Cut the async clear paths
-# +---------------------------------------------------
-set aclr_counter 0
-set clrn_counter 0
-set aclr_collection [get_pins -compatibility_mode -nocase -nowarn *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
-set clrn_collection [get_pins -compatibility_mode -nocase -nowarn *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn]
-foreach_in_collection aclr_pin $aclr_collection {
- set aclr_counter [expr $aclr_counter + 1]
-}
-foreach_in_collection clrn_pin $clrn_collection {
- set clrn_counter [expr $clrn_counter + 1]
-}
-if {$aclr_counter > 0} {
- set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
-}
-
-if {$clrn_counter > 0} {
- set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn]
-}
diff --git a/db/ip/nios_system/submodules/altera_reset_controller.v b/db/ip/nios_system/submodules/altera_reset_controller.v
deleted file mode 100644
index 7c250c7..0000000
--- a/db/ip/nios_system/submodules/altera_reset_controller.v
+++ /dev/null
@@ -1,206 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_reset_controller/altera_reset_controller.v#2 $
-// $Revision: #2 $
-// $Date: 2013/06/03 $
-// $Author: wkleong $
-
-// --------------------------------------
-// Reset controller
-//
-// Combines all the input resets and synchronizes
-// the result to the clk.
-// ACDS13.1 - Added reset request as part of reset sequencing
-// --------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module altera_reset_controller
-#(
- parameter NUM_RESET_INPUTS = 6,
- parameter OUTPUT_RESET_SYNC_EDGES = "deassert",
- parameter SYNC_DEPTH = 2,
- parameter RESET_REQUEST_PRESENT = 0
-)
-(
- // --------------------------------------
- // We support up to 16 reset inputs, for now
- // --------------------------------------
- input reset_in0,
- input reset_in1,
- input reset_in2,
- input reset_in3,
- input reset_in4,
- input reset_in5,
- input reset_in6,
- input reset_in7,
- input reset_in8,
- input reset_in9,
- input reset_in10,
- input reset_in11,
- input reset_in12,
- input reset_in13,
- input reset_in14,
- input reset_in15,
-
- input clk,
- output reg reset_out,
- output reg reset_req
-);
-
- localparam ASYNC_RESET = (OUTPUT_RESET_SYNC_EDGES == "deassert");
-
- localparam DEPTH = 2;
- localparam CLKEN_LAGS_RESET = 0;
- localparam EARLY_RST_TAP = (CLKEN_LAGS_RESET != 0) ? 0 : 1;
-
- wire merged_reset;
- wire reset_out_pre;
-
- // Registers and Interconnect
- (*preserve*) reg [SYNC_DEPTH: 0] altera_reset_synchronizer_int_chain;
- reg [(SYNC_DEPTH-1): 0] r_sync_rst_chain;
- reg r_sync_rst_dly;
- reg r_sync_rst;
- reg r_early_rst;
-
- // --------------------------------------
- // "Or" all the input resets together
- // --------------------------------------
- assign merged_reset = (
- reset_in0 |
- reset_in1 |
- reset_in2 |
- reset_in3 |
- reset_in4 |
- reset_in5 |
- reset_in6 |
- reset_in7 |
- reset_in8 |
- reset_in9 |
- reset_in10 |
- reset_in11 |
- reset_in12 |
- reset_in13 |
- reset_in14 |
- reset_in15
- );
-
- // --------------------------------------
- // And if required, synchronize it to the required clock domain,
- // with the correct synchronization type
- // --------------------------------------
- generate if (OUTPUT_RESET_SYNC_EDGES == "none") begin
-
- assign reset_out_pre = merged_reset;
-
- end else begin
-
- altera_reset_synchronizer
- #(
- .DEPTH (SYNC_DEPTH),
- .ASYNC_RESET(ASYNC_RESET)
- )
- alt_rst_sync_uq1
- (
- .clk (clk),
- .reset_in (merged_reset),
- .reset_out (reset_out_pre)
- );
-
- end
- endgenerate
-
- generate if (RESET_REQUEST_PRESENT == 0) begin
- always @* begin
- reset_out = reset_out_pre;
- reset_req = 1'b0;
- end
- end
- else begin
-
- // 3-FF Metastability Synchronizer
- initial
- begin
- altera_reset_synchronizer_int_chain <= 3'b111;
- end
-
- always @(posedge clk)
- begin
- altera_reset_synchronizer_int_chain[2:0] <= {altera_reset_synchronizer_int_chain[1:0], reset_out_pre};
- end
-
-
- // Synchronous reset pipe
- initial
- begin
- r_sync_rst_chain <= {DEPTH{1'b1}};
- end
-
- always @(posedge clk)
- begin
- if (altera_reset_synchronizer_int_chain[2] == 1'b1)
- begin
- r_sync_rst_chain <= {DEPTH{1'b1}};
- end
- else
- begin
- r_sync_rst_chain <= {1'b0, r_sync_rst_chain[DEPTH-1:1]};
- end
- end
-
- // Standard synchronous reset output. From 0-1, the transition lags the early output. For 1->0, the transition
- // matches the early input.
- initial
- begin
- r_sync_rst_dly <= 1'b1;
- r_sync_rst <= 1'b1;
- r_early_rst <= 1'b1;
- end
-
- always @(posedge clk)
- begin
- // Delayed reset pipeline register
- r_sync_rst_dly <= r_sync_rst_chain[DEPTH-1];
-
- case ({r_sync_rst_dly, r_sync_rst_chain[1], r_sync_rst})
- 3'b000: r_sync_rst <= 1'b0; // Not reset
- 3'b001: r_sync_rst <= 1'b0;
- 3'b010: r_sync_rst <= 1'b0;
- 3'b011: r_sync_rst <= 1'b1;
- 3'b100: r_sync_rst <= 1'b1;
- 3'b101: r_sync_rst <= 1'b1;
- 3'b110: r_sync_rst <= 1'b1;
- 3'b111: r_sync_rst <= 1'b1; // In Reset
- default: r_sync_rst <= 1'b1;
- endcase
-
- case ({r_sync_rst_chain[DEPTH-1], r_sync_rst_chain[EARLY_RST_TAP]})
- 2'b00: r_early_rst <= 1'b0; // Not reset
- 2'b01: r_early_rst <= 1'b1; // Coming out of reset
- 2'b10: r_early_rst <= 1'b0; // Spurious reset - should not be possible via synchronous design.
- 2'b11: r_early_rst <= 1'b1; // Held in reset
- default: r_early_rst <= 1'b1;
- endcase
- end
-
- always @* begin
- reset_out = r_sync_rst;
- reset_req = r_early_rst;
- end
-
- end
- endgenerate
-
-endmodule
diff --git a/db/ip/nios_system/submodules/altera_reset_synchronizer.v b/db/ip/nios_system/submodules/altera_reset_synchronizer.v
deleted file mode 100644
index 14936c3..0000000
--- a/db/ip/nios_system/submodules/altera_reset_synchronizer.v
+++ /dev/null
@@ -1,87 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_reset_controller/altera_reset_synchronizer.v#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -----------------------------------------------
-// Reset Synchronizer
-// -----------------------------------------------
-`timescale 1 ns / 1 ns
-
-module altera_reset_synchronizer
-#(
- parameter ASYNC_RESET = 1,
- parameter DEPTH = 2
-)
-(
- input reset_in /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */,
-
- input clk,
- output reset_out
-);
-
- // -----------------------------------------------
- // Synchronizer register chain. We cannot reuse the
- // standard synchronizer in this implementation
- // because our timing constraints are different.
- //
- // Instead of cutting the timing path to the d-input
- // on the first flop we need to cut the aclr input.
- //
- // We omit the "preserve" attribute on the final
- // output register, so that the synthesis tool can
- // duplicate it where needed.
- // -----------------------------------------------
- (*preserve*) reg [DEPTH-1:0] altera_reset_synchronizer_int_chain;
- reg altera_reset_synchronizer_int_chain_out;
-
- generate if (ASYNC_RESET) begin
-
- // -----------------------------------------------
- // Assert asynchronously, deassert synchronously.
- // -----------------------------------------------
- always @(posedge clk or posedge reset_in) begin
- if (reset_in) begin
- altera_reset_synchronizer_int_chain <= {DEPTH{1'b1}};
- altera_reset_synchronizer_int_chain_out <= 1'b1;
- end
- else begin
- altera_reset_synchronizer_int_chain[DEPTH-2:0] <= altera_reset_synchronizer_int_chain[DEPTH-1:1];
- altera_reset_synchronizer_int_chain[DEPTH-1] <= 0;
- altera_reset_synchronizer_int_chain_out <= altera_reset_synchronizer_int_chain[0];
- end
- end
-
- assign reset_out = altera_reset_synchronizer_int_chain_out;
-
- end else begin
-
- // -----------------------------------------------
- // Assert synchronously, deassert synchronously.
- // -----------------------------------------------
- always @(posedge clk) begin
- altera_reset_synchronizer_int_chain[DEPTH-2:0] <= altera_reset_synchronizer_int_chain[DEPTH-1:1];
- altera_reset_synchronizer_int_chain[DEPTH-1] <= reset_in;
- altera_reset_synchronizer_int_chain_out <= altera_reset_synchronizer_int_chain[0];
- end
-
- assign reset_out = altera_reset_synchronizer_int_chain_out;
-
- end
- endgenerate
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_LEDRs.v b/db/ip/nios_system/submodules/nios_system_LEDRs.v
deleted file mode 100644
index 63ed909..0000000
--- a/db/ip/nios_system/submodules/nios_system_LEDRs.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_LEDRs (
- // inputs:
- address,
- chipselect,
- clk,
- reset_n,
- write_n,
- writedata,
-
- // outputs:
- out_port,
- readdata
- )
-;
-
- output [ 17: 0] out_port;
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input chipselect;
- input clk;
- input reset_n;
- input write_n;
- input [ 31: 0] writedata;
-
- wire clk_en;
- reg [ 17: 0] data_out;
- wire [ 17: 0] out_port;
- wire [ 17: 0] read_mux_out;
- wire [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {18 {(address == 0)}} & data_out;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- data_out <= 0;
- else if (chipselect && ~write_n && (address == 0))
- data_out <= writedata[17 : 0];
- end
-
-
- assign readdata = {32'b0 | read_mux_out};
- assign out_port = data_out;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_LEDs.v b/db/ip/nios_system/submodules/nios_system_LEDs.v
deleted file mode 100644
index 4e22fe4..0000000
--- a/db/ip/nios_system/submodules/nios_system_LEDs.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_LEDs (
- // inputs:
- address,
- chipselect,
- clk,
- reset_n,
- write_n,
- writedata,
-
- // outputs:
- out_port,
- readdata
- )
-;
-
- output [ 7: 0] out_port;
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input chipselect;
- input clk;
- input reset_n;
- input write_n;
- input [ 31: 0] writedata;
-
- wire clk_en;
- reg [ 7: 0] data_out;
- wire [ 7: 0] out_port;
- wire [ 7: 0] read_mux_out;
- wire [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {8 {(address == 0)}} & data_out;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- data_out <= 0;
- else if (chipselect && ~write_n && (address == 0))
- data_out <= writedata[7 : 0];
- end
-
-
- assign readdata = {32'b0 | read_mux_out};
- assign out_port = data_out;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_addr_router.sv b/db/ip/nios_system/submodules/nios_system_addr_router.sv
deleted file mode 100644
index 3c8760e..0000000
--- a/db/ip/nios_system/submodules/nios_system_addr_router.sv
+++ /dev/null
@@ -1,224 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------------------------
-// Merlin Router
-//
-// Asserts the appropriate one-hot encoded channel based on
-// either (a) the address or (b) the dest id. The DECODER_TYPE
-// parameter controls this behaviour. 0 means address decoder,
-// 1 means dest id decoder.
-//
-// In the case of (a), it also sets the destination id.
-// -------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module nios_system_addr_router_default_decode
- #(
- parameter DEFAULT_CHANNEL = 1,
- DEFAULT_WR_CHANNEL = -1,
- DEFAULT_RD_CHANNEL = -1,
- DEFAULT_DESTID = 15
- )
- (output [85 - 81 : 0] default_destination_id,
- output [18-1 : 0] default_wr_channel,
- output [18-1 : 0] default_rd_channel,
- output [18-1 : 0] default_src_channel
- );
-
- assign default_destination_id =
- DEFAULT_DESTID[85 - 81 : 0];
-
- generate begin : default_decode
- if (DEFAULT_CHANNEL == -1) begin
- assign default_src_channel = '0;
- end
- else begin
- assign default_src_channel = 18'b1 << DEFAULT_CHANNEL;
- end
- end
- endgenerate
-
- generate begin : default_decode_rw
- if (DEFAULT_RD_CHANNEL == -1) begin
- assign default_wr_channel = '0;
- assign default_rd_channel = '0;
- end
- else begin
- assign default_wr_channel = 18'b1 << DEFAULT_WR_CHANNEL;
- assign default_rd_channel = 18'b1 << DEFAULT_RD_CHANNEL;
- end
- end
- endgenerate
-
-endmodule
-
-
-module nios_system_addr_router
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // Command Sink (Input)
- // -------------------
- input sink_valid,
- input [96-1 : 0] sink_data,
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Command Source (Output)
- // -------------------
- output src_valid,
- output reg [96-1 : 0] src_data,
- output reg [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready
-);
-
- // -------------------------------------------------------
- // Local parameters and variables
- // -------------------------------------------------------
- localparam PKT_ADDR_H = 54;
- localparam PKT_ADDR_L = 36;
- localparam PKT_DEST_ID_H = 85;
- localparam PKT_DEST_ID_L = 81;
- localparam PKT_PROTECTION_H = 89;
- localparam PKT_PROTECTION_L = 87;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam DECODER_TYPE = 0;
-
- localparam PKT_TRANS_WRITE = 57;
- localparam PKT_TRANS_READ = 58;
-
- localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
- localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
-
-
-
- // -------------------------------------------------------
- // Figure out the number of bits to mask off for each slave span
- // during address decoding
- // -------------------------------------------------------
- localparam PAD0 = log2ceil(64'h40000 - 64'h0);
- localparam PAD1 = log2ceil(64'h41000 - 64'h40800);
- // -------------------------------------------------------
- // Work out which address bits are significant based on the
- // address range of the slaves. If the required width is too
- // large or too small, we use the address field width instead.
- // -------------------------------------------------------
- localparam ADDR_RANGE = 64'h41000;
- localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
- localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
- (RANGE_ADDR_WIDTH == 0) ?
- PKT_ADDR_H :
- PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
-
- localparam RG = RANGE_ADDR_WIDTH-1;
-
- wire [PKT_ADDR_W-1 : 0] address = sink_data[OPTIMIZED_ADDR_H : PKT_ADDR_L];
-
- // -------------------------------------------------------
- // Pass almost everything through, untouched
- // -------------------------------------------------------
- assign sink_ready = src_ready;
- assign src_valid = sink_valid;
- assign src_startofpacket = sink_startofpacket;
- assign src_endofpacket = sink_endofpacket;
-
- wire [PKT_DEST_ID_W-1:0] default_destid;
- wire [18-1 : 0] default_src_channel;
-
-
-
-
-
- nios_system_addr_router_default_decode the_default_decode(
- .default_destination_id (default_destid),
- .default_wr_channel (),
- .default_rd_channel (),
- .default_src_channel (default_src_channel)
- );
-
- always @* begin
- src_data = sink_data;
- src_channel = default_src_channel;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = default_destid;
-
- // --------------------------------------------------
- // Address Decoder
- // Sets the channel and destination ID based on the address
- // --------------------------------------------------
-
- // ( 0x0 .. 0x40000 )
- if ( {address[RG:PAD0],{PAD0{1'b0}}} == 19'h0 ) begin
- src_channel = 18'b10;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 15;
- end
-
- // ( 0x40800 .. 0x41000 )
- if ( {address[RG:PAD1],{PAD1{1'b0}}} == 19'h40800 ) begin
- src_channel = 18'b01;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 14;
- end
-
-end
-
-
- // --------------------------------------------------
- // Ceil(log2()) function
- // --------------------------------------------------
- function integer log2ceil;
- input reg[65:0] val;
- reg [65:0] i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_addr_router_001.sv b/db/ip/nios_system/submodules/nios_system_addr_router_001.sv
deleted file mode 100644
index 7b8c2d0..0000000
--- a/db/ip/nios_system/submodules/nios_system_addr_router_001.sv
+++ /dev/null
@@ -1,336 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------------------------
-// Merlin Router
-//
-// Asserts the appropriate one-hot encoded channel based on
-// either (a) the address or (b) the dest id. The DECODER_TYPE
-// parameter controls this behaviour. 0 means address decoder,
-// 1 means dest id decoder.
-//
-// In the case of (a), it also sets the destination id.
-// -------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module nios_system_addr_router_001_default_decode
- #(
- parameter DEFAULT_CHANNEL = 1,
- DEFAULT_WR_CHANNEL = -1,
- DEFAULT_RD_CHANNEL = -1,
- DEFAULT_DESTID = 15
- )
- (output [85 - 81 : 0] default_destination_id,
- output [18-1 : 0] default_wr_channel,
- output [18-1 : 0] default_rd_channel,
- output [18-1 : 0] default_src_channel
- );
-
- assign default_destination_id =
- DEFAULT_DESTID[85 - 81 : 0];
-
- generate begin : default_decode
- if (DEFAULT_CHANNEL == -1) begin
- assign default_src_channel = '0;
- end
- else begin
- assign default_src_channel = 18'b1 << DEFAULT_CHANNEL;
- end
- end
- endgenerate
-
- generate begin : default_decode_rw
- if (DEFAULT_RD_CHANNEL == -1) begin
- assign default_wr_channel = '0;
- assign default_rd_channel = '0;
- end
- else begin
- assign default_wr_channel = 18'b1 << DEFAULT_WR_CHANNEL;
- assign default_rd_channel = 18'b1 << DEFAULT_RD_CHANNEL;
- end
- end
- endgenerate
-
-endmodule
-
-
-module nios_system_addr_router_001
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // Command Sink (Input)
- // -------------------
- input sink_valid,
- input [96-1 : 0] sink_data,
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Command Source (Output)
- // -------------------
- output src_valid,
- output reg [96-1 : 0] src_data,
- output reg [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready
-);
-
- // -------------------------------------------------------
- // Local parameters and variables
- // -------------------------------------------------------
- localparam PKT_ADDR_H = 54;
- localparam PKT_ADDR_L = 36;
- localparam PKT_DEST_ID_H = 85;
- localparam PKT_DEST_ID_L = 81;
- localparam PKT_PROTECTION_H = 89;
- localparam PKT_PROTECTION_L = 87;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam DECODER_TYPE = 0;
-
- localparam PKT_TRANS_WRITE = 57;
- localparam PKT_TRANS_READ = 58;
-
- localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
- localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
-
-
-
- // -------------------------------------------------------
- // Figure out the number of bits to mask off for each slave span
- // during address decoding
- // -------------------------------------------------------
- localparam PAD0 = log2ceil(64'h40000 - 64'h0);
- localparam PAD1 = log2ceil(64'h41000 - 64'h40800);
- localparam PAD2 = log2ceil(64'h41020 - 64'h41010);
- localparam PAD3 = log2ceil(64'h41030 - 64'h41020);
- localparam PAD4 = log2ceil(64'h41040 - 64'h41030);
- localparam PAD5 = log2ceil(64'h41050 - 64'h41040);
- localparam PAD6 = log2ceil(64'h41060 - 64'h41050);
- localparam PAD7 = log2ceil(64'h41070 - 64'h41060);
- localparam PAD8 = log2ceil(64'h41080 - 64'h41070);
- localparam PAD9 = log2ceil(64'h41090 - 64'h41080);
- localparam PAD10 = log2ceil(64'h410a0 - 64'h41090);
- localparam PAD11 = log2ceil(64'h410b0 - 64'h410a0);
- localparam PAD12 = log2ceil(64'h410c0 - 64'h410b0);
- localparam PAD13 = log2ceil(64'h410d0 - 64'h410c0);
- localparam PAD14 = log2ceil(64'h410e0 - 64'h410d0);
- localparam PAD15 = log2ceil(64'h410f0 - 64'h410e0);
- localparam PAD16 = log2ceil(64'h41100 - 64'h410f0);
- localparam PAD17 = log2ceil(64'h41108 - 64'h41100);
- // -------------------------------------------------------
- // Work out which address bits are significant based on the
- // address range of the slaves. If the required width is too
- // large or too small, we use the address field width instead.
- // -------------------------------------------------------
- localparam ADDR_RANGE = 64'h41108;
- localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
- localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
- (RANGE_ADDR_WIDTH == 0) ?
- PKT_ADDR_H :
- PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
-
- localparam RG = RANGE_ADDR_WIDTH-1;
-
- wire [PKT_ADDR_W-1 : 0] address = sink_data[OPTIMIZED_ADDR_H : PKT_ADDR_L];
-
- // -------------------------------------------------------
- // Pass almost everything through, untouched
- // -------------------------------------------------------
- assign sink_ready = src_ready;
- assign src_valid = sink_valid;
- assign src_startofpacket = sink_startofpacket;
- assign src_endofpacket = sink_endofpacket;
-
- wire [PKT_DEST_ID_W-1:0] default_destid;
- wire [18-1 : 0] default_src_channel;
-
-
-
-
-
- nios_system_addr_router_001_default_decode the_default_decode(
- .default_destination_id (default_destid),
- .default_wr_channel (),
- .default_rd_channel (),
- .default_src_channel (default_src_channel)
- );
-
- always @* begin
- src_data = sink_data;
- src_channel = default_src_channel;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = default_destid;
-
- // --------------------------------------------------
- // Address Decoder
- // Sets the channel and destination ID based on the address
- // --------------------------------------------------
-
- // ( 0x0 .. 0x40000 )
- if ( {address[RG:PAD0],{PAD0{1'b0}}} == 19'h0 ) begin
- src_channel = 18'b000000000000000010;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 15;
- end
-
- // ( 0x40800 .. 0x41000 )
- if ( {address[RG:PAD1],{PAD1{1'b0}}} == 19'h40800 ) begin
- src_channel = 18'b000000000000000001;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 14;
- end
-
- // ( 0x41010 .. 0x41020 )
- if ( {address[RG:PAD2],{PAD2{1'b0}}} == 19'h41010 ) begin
- src_channel = 18'b010000000000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 13;
- end
-
- // ( 0x41020 .. 0x41030 )
- if ( {address[RG:PAD3],{PAD3{1'b0}}} == 19'h41020 ) begin
- src_channel = 18'b100000000000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 12;
- end
-
- // ( 0x41030 .. 0x41040 )
- if ( {address[RG:PAD4],{PAD4{1'b0}}} == 19'h41030 ) begin
- src_channel = 18'b001000000000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 11;
- end
-
- // ( 0x41040 .. 0x41050 )
- if ( {address[RG:PAD5],{PAD5{1'b0}}} == 19'h41040 ) begin
- src_channel = 18'b000100000000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 9;
- end
-
- // ( 0x41050 .. 0x41060 )
- if ( {address[RG:PAD6],{PAD6{1'b0}}} == 19'h41050 ) begin
- src_channel = 18'b000010000000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 8;
- end
-
- // ( 0x41060 .. 0x41070 )
- if ( {address[RG:PAD7],{PAD7{1'b0}}} == 19'h41060 ) begin
- src_channel = 18'b000001000000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 7;
- end
-
- // ( 0x41070 .. 0x41080 )
- if ( {address[RG:PAD8],{PAD8{1'b0}}} == 19'h41070 ) begin
- src_channel = 18'b000000100000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 6;
- end
-
- // ( 0x41080 .. 0x41090 )
- if ( {address[RG:PAD9],{PAD9{1'b0}}} == 19'h41080 ) begin
- src_channel = 18'b000000010000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 5;
- end
-
- // ( 0x41090 .. 0x410a0 )
- if ( {address[RG:PAD10],{PAD10{1'b0}}} == 19'h41090 ) begin
- src_channel = 18'b000000001000000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 4;
- end
-
- // ( 0x410a0 .. 0x410b0 )
- if ( {address[RG:PAD11],{PAD11{1'b0}}} == 19'h410a0 ) begin
- src_channel = 18'b000000000100000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 3;
- end
-
- // ( 0x410b0 .. 0x410c0 )
- if ( {address[RG:PAD12],{PAD12{1'b0}}} == 19'h410b0 ) begin
- src_channel = 18'b000000000010000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 2;
- end
-
- // ( 0x410c0 .. 0x410d0 )
- if ( {address[RG:PAD13],{PAD13{1'b0}}} == 19'h410c0 ) begin
- src_channel = 18'b000000000001000000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 16;
- end
-
- // ( 0x410d0 .. 0x410e0 )
- if ( {address[RG:PAD14],{PAD14{1'b0}}} == 19'h410d0 ) begin
- src_channel = 18'b000000000000100000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 17;
- end
-
- // ( 0x410e0 .. 0x410f0 )
- if ( {address[RG:PAD15],{PAD15{1'b0}}} == 19'h410e0 ) begin
- src_channel = 18'b000000000000010000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 0;
- end
-
- // ( 0x410f0 .. 0x41100 )
- if ( {address[RG:PAD16],{PAD16{1'b0}}} == 19'h410f0 ) begin
- src_channel = 18'b000000000000000100;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 1;
- end
-
- // ( 0x41100 .. 0x41108 )
- if ( {address[RG:PAD17],{PAD17{1'b0}}} == 19'h41100 ) begin
- src_channel = 18'b000000000000001000;
- src_data[PKT_DEST_ID_H:PKT_DEST_ID_L] = 10;
- end
-
-end
-
-
- // --------------------------------------------------
- // Ceil(log2()) function
- // --------------------------------------------------
- function integer log2ceil;
- input reg[65:0] val;
- reg [65:0] i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux.sv b/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux.sv
deleted file mode 100644
index 0aef300..0000000
--- a/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux.sv
+++ /dev/null
@@ -1,116 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------
-// Merlin Demultiplexer
-//
-// Asserts valid on the appropriate output
-// given a one-hot channel signal.
-// -------------------------------------
-
-`timescale 1 ns / 1 ns
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_cmd_xbar_demux
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// NUM_OUTPUTS: 2
-// VALID_WIDTH: 1
-// ------------------------------------------
-
-//------------------------------------------
-// Message Supression Used
-// QIS Warnings
-// 15610 - Warning: Design contains x input pin(s) that do not drive logic
-//------------------------------------------
-
-module nios_system_cmd_xbar_demux
-(
- // -------------------
- // Sink
- // -------------------
- input [1-1 : 0] sink_valid,
- input [96-1 : 0] sink_data, // ST_DATA_W=96
- input [18-1 : 0] sink_channel, // ST_CHANNEL_W=18
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Sources
- // -------------------
- output reg src0_valid,
- output reg [96-1 : 0] src0_data, // ST_DATA_W=96
- output reg [18-1 : 0] src0_channel, // ST_CHANNEL_W=18
- output reg src0_startofpacket,
- output reg src0_endofpacket,
- input src0_ready,
-
- output reg src1_valid,
- output reg [96-1 : 0] src1_data, // ST_DATA_W=96
- output reg [18-1 : 0] src1_channel, // ST_CHANNEL_W=18
- output reg src1_startofpacket,
- output reg src1_endofpacket,
- input src1_ready,
-
-
- // -------------------
- // Clock & Reset
- // -------------------
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
- input clk,
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
- input reset
-
-);
-
- localparam NUM_OUTPUTS = 2;
- wire [NUM_OUTPUTS - 1 : 0] ready_vector;
-
- // -------------------
- // Demux
- // -------------------
- always @* begin
- src0_data = sink_data;
- src0_startofpacket = sink_startofpacket;
- src0_endofpacket = sink_endofpacket;
- src0_channel = sink_channel >> NUM_OUTPUTS;
-
- src0_valid = sink_channel[0] && sink_valid;
-
- src1_data = sink_data;
- src1_startofpacket = sink_startofpacket;
- src1_endofpacket = sink_endofpacket;
- src1_channel = sink_channel >> NUM_OUTPUTS;
-
- src1_valid = sink_channel[1] && sink_valid;
-
- end
-
- // -------------------
- // Backpressure
- // -------------------
- assign ready_vector[0] = src0_ready;
- assign ready_vector[1] = src1_ready;
-
- assign sink_ready = |(sink_channel & {{16{1'b0}},{ready_vector[NUM_OUTPUTS - 1 : 0]}});
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux_001.sv b/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux_001.sv
deleted file mode 100644
index 433e8d0..0000000
--- a/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux_001.sv
+++ /dev/null
@@ -1,356 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------
-// Merlin Demultiplexer
-//
-// Asserts valid on the appropriate output
-// given a one-hot channel signal.
-// -------------------------------------
-
-`timescale 1 ns / 1 ns
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_cmd_xbar_demux_001
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// NUM_OUTPUTS: 18
-// VALID_WIDTH: 1
-// ------------------------------------------
-
-//------------------------------------------
-// Message Supression Used
-// QIS Warnings
-// 15610 - Warning: Design contains x input pin(s) that do not drive logic
-//------------------------------------------
-
-module nios_system_cmd_xbar_demux_001
-(
- // -------------------
- // Sink
- // -------------------
- input [1-1 : 0] sink_valid,
- input [96-1 : 0] sink_data, // ST_DATA_W=96
- input [18-1 : 0] sink_channel, // ST_CHANNEL_W=18
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Sources
- // -------------------
- output reg src0_valid,
- output reg [96-1 : 0] src0_data, // ST_DATA_W=96
- output reg [18-1 : 0] src0_channel, // ST_CHANNEL_W=18
- output reg src0_startofpacket,
- output reg src0_endofpacket,
- input src0_ready,
-
- output reg src1_valid,
- output reg [96-1 : 0] src1_data, // ST_DATA_W=96
- output reg [18-1 : 0] src1_channel, // ST_CHANNEL_W=18
- output reg src1_startofpacket,
- output reg src1_endofpacket,
- input src1_ready,
-
- output reg src2_valid,
- output reg [96-1 : 0] src2_data, // ST_DATA_W=96
- output reg [18-1 : 0] src2_channel, // ST_CHANNEL_W=18
- output reg src2_startofpacket,
- output reg src2_endofpacket,
- input src2_ready,
-
- output reg src3_valid,
- output reg [96-1 : 0] src3_data, // ST_DATA_W=96
- output reg [18-1 : 0] src3_channel, // ST_CHANNEL_W=18
- output reg src3_startofpacket,
- output reg src3_endofpacket,
- input src3_ready,
-
- output reg src4_valid,
- output reg [96-1 : 0] src4_data, // ST_DATA_W=96
- output reg [18-1 : 0] src4_channel, // ST_CHANNEL_W=18
- output reg src4_startofpacket,
- output reg src4_endofpacket,
- input src4_ready,
-
- output reg src5_valid,
- output reg [96-1 : 0] src5_data, // ST_DATA_W=96
- output reg [18-1 : 0] src5_channel, // ST_CHANNEL_W=18
- output reg src5_startofpacket,
- output reg src5_endofpacket,
- input src5_ready,
-
- output reg src6_valid,
- output reg [96-1 : 0] src6_data, // ST_DATA_W=96
- output reg [18-1 : 0] src6_channel, // ST_CHANNEL_W=18
- output reg src6_startofpacket,
- output reg src6_endofpacket,
- input src6_ready,
-
- output reg src7_valid,
- output reg [96-1 : 0] src7_data, // ST_DATA_W=96
- output reg [18-1 : 0] src7_channel, // ST_CHANNEL_W=18
- output reg src7_startofpacket,
- output reg src7_endofpacket,
- input src7_ready,
-
- output reg src8_valid,
- output reg [96-1 : 0] src8_data, // ST_DATA_W=96
- output reg [18-1 : 0] src8_channel, // ST_CHANNEL_W=18
- output reg src8_startofpacket,
- output reg src8_endofpacket,
- input src8_ready,
-
- output reg src9_valid,
- output reg [96-1 : 0] src9_data, // ST_DATA_W=96
- output reg [18-1 : 0] src9_channel, // ST_CHANNEL_W=18
- output reg src9_startofpacket,
- output reg src9_endofpacket,
- input src9_ready,
-
- output reg src10_valid,
- output reg [96-1 : 0] src10_data, // ST_DATA_W=96
- output reg [18-1 : 0] src10_channel, // ST_CHANNEL_W=18
- output reg src10_startofpacket,
- output reg src10_endofpacket,
- input src10_ready,
-
- output reg src11_valid,
- output reg [96-1 : 0] src11_data, // ST_DATA_W=96
- output reg [18-1 : 0] src11_channel, // ST_CHANNEL_W=18
- output reg src11_startofpacket,
- output reg src11_endofpacket,
- input src11_ready,
-
- output reg src12_valid,
- output reg [96-1 : 0] src12_data, // ST_DATA_W=96
- output reg [18-1 : 0] src12_channel, // ST_CHANNEL_W=18
- output reg src12_startofpacket,
- output reg src12_endofpacket,
- input src12_ready,
-
- output reg src13_valid,
- output reg [96-1 : 0] src13_data, // ST_DATA_W=96
- output reg [18-1 : 0] src13_channel, // ST_CHANNEL_W=18
- output reg src13_startofpacket,
- output reg src13_endofpacket,
- input src13_ready,
-
- output reg src14_valid,
- output reg [96-1 : 0] src14_data, // ST_DATA_W=96
- output reg [18-1 : 0] src14_channel, // ST_CHANNEL_W=18
- output reg src14_startofpacket,
- output reg src14_endofpacket,
- input src14_ready,
-
- output reg src15_valid,
- output reg [96-1 : 0] src15_data, // ST_DATA_W=96
- output reg [18-1 : 0] src15_channel, // ST_CHANNEL_W=18
- output reg src15_startofpacket,
- output reg src15_endofpacket,
- input src15_ready,
-
- output reg src16_valid,
- output reg [96-1 : 0] src16_data, // ST_DATA_W=96
- output reg [18-1 : 0] src16_channel, // ST_CHANNEL_W=18
- output reg src16_startofpacket,
- output reg src16_endofpacket,
- input src16_ready,
-
- output reg src17_valid,
- output reg [96-1 : 0] src17_data, // ST_DATA_W=96
- output reg [18-1 : 0] src17_channel, // ST_CHANNEL_W=18
- output reg src17_startofpacket,
- output reg src17_endofpacket,
- input src17_ready,
-
-
- // -------------------
- // Clock & Reset
- // -------------------
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
- input clk,
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
- input reset
-
-);
-
- localparam NUM_OUTPUTS = 18;
- wire [NUM_OUTPUTS - 1 : 0] ready_vector;
-
- // -------------------
- // Demux
- // -------------------
- always @* begin
- src0_data = sink_data;
- src0_startofpacket = sink_startofpacket;
- src0_endofpacket = sink_endofpacket;
- src0_channel = sink_channel >> NUM_OUTPUTS;
-
- src0_valid = sink_channel[0] && sink_valid;
-
- src1_data = sink_data;
- src1_startofpacket = sink_startofpacket;
- src1_endofpacket = sink_endofpacket;
- src1_channel = sink_channel >> NUM_OUTPUTS;
-
- src1_valid = sink_channel[1] && sink_valid;
-
- src2_data = sink_data;
- src2_startofpacket = sink_startofpacket;
- src2_endofpacket = sink_endofpacket;
- src2_channel = sink_channel >> NUM_OUTPUTS;
-
- src2_valid = sink_channel[2] && sink_valid;
-
- src3_data = sink_data;
- src3_startofpacket = sink_startofpacket;
- src3_endofpacket = sink_endofpacket;
- src3_channel = sink_channel >> NUM_OUTPUTS;
-
- src3_valid = sink_channel[3] && sink_valid;
-
- src4_data = sink_data;
- src4_startofpacket = sink_startofpacket;
- src4_endofpacket = sink_endofpacket;
- src4_channel = sink_channel >> NUM_OUTPUTS;
-
- src4_valid = sink_channel[4] && sink_valid;
-
- src5_data = sink_data;
- src5_startofpacket = sink_startofpacket;
- src5_endofpacket = sink_endofpacket;
- src5_channel = sink_channel >> NUM_OUTPUTS;
-
- src5_valid = sink_channel[5] && sink_valid;
-
- src6_data = sink_data;
- src6_startofpacket = sink_startofpacket;
- src6_endofpacket = sink_endofpacket;
- src6_channel = sink_channel >> NUM_OUTPUTS;
-
- src6_valid = sink_channel[6] && sink_valid;
-
- src7_data = sink_data;
- src7_startofpacket = sink_startofpacket;
- src7_endofpacket = sink_endofpacket;
- src7_channel = sink_channel >> NUM_OUTPUTS;
-
- src7_valid = sink_channel[7] && sink_valid;
-
- src8_data = sink_data;
- src8_startofpacket = sink_startofpacket;
- src8_endofpacket = sink_endofpacket;
- src8_channel = sink_channel >> NUM_OUTPUTS;
-
- src8_valid = sink_channel[8] && sink_valid;
-
- src9_data = sink_data;
- src9_startofpacket = sink_startofpacket;
- src9_endofpacket = sink_endofpacket;
- src9_channel = sink_channel >> NUM_OUTPUTS;
-
- src9_valid = sink_channel[9] && sink_valid;
-
- src10_data = sink_data;
- src10_startofpacket = sink_startofpacket;
- src10_endofpacket = sink_endofpacket;
- src10_channel = sink_channel >> NUM_OUTPUTS;
-
- src10_valid = sink_channel[10] && sink_valid;
-
- src11_data = sink_data;
- src11_startofpacket = sink_startofpacket;
- src11_endofpacket = sink_endofpacket;
- src11_channel = sink_channel >> NUM_OUTPUTS;
-
- src11_valid = sink_channel[11] && sink_valid;
-
- src12_data = sink_data;
- src12_startofpacket = sink_startofpacket;
- src12_endofpacket = sink_endofpacket;
- src12_channel = sink_channel >> NUM_OUTPUTS;
-
- src12_valid = sink_channel[12] && sink_valid;
-
- src13_data = sink_data;
- src13_startofpacket = sink_startofpacket;
- src13_endofpacket = sink_endofpacket;
- src13_channel = sink_channel >> NUM_OUTPUTS;
-
- src13_valid = sink_channel[13] && sink_valid;
-
- src14_data = sink_data;
- src14_startofpacket = sink_startofpacket;
- src14_endofpacket = sink_endofpacket;
- src14_channel = sink_channel >> NUM_OUTPUTS;
-
- src14_valid = sink_channel[14] && sink_valid;
-
- src15_data = sink_data;
- src15_startofpacket = sink_startofpacket;
- src15_endofpacket = sink_endofpacket;
- src15_channel = sink_channel >> NUM_OUTPUTS;
-
- src15_valid = sink_channel[15] && sink_valid;
-
- src16_data = sink_data;
- src16_startofpacket = sink_startofpacket;
- src16_endofpacket = sink_endofpacket;
- src16_channel = sink_channel >> NUM_OUTPUTS;
-
- src16_valid = sink_channel[16] && sink_valid;
-
- src17_data = sink_data;
- src17_startofpacket = sink_startofpacket;
- src17_endofpacket = sink_endofpacket;
- src17_channel = sink_channel >> NUM_OUTPUTS;
-
- src17_valid = sink_channel[17] && sink_valid;
-
- end
-
- // -------------------
- // Backpressure
- // -------------------
- assign ready_vector[0] = src0_ready;
- assign ready_vector[1] = src1_ready;
- assign ready_vector[2] = src2_ready;
- assign ready_vector[3] = src3_ready;
- assign ready_vector[4] = src4_ready;
- assign ready_vector[5] = src5_ready;
- assign ready_vector[6] = src6_ready;
- assign ready_vector[7] = src7_ready;
- assign ready_vector[8] = src8_ready;
- assign ready_vector[9] = src9_ready;
- assign ready_vector[10] = src10_ready;
- assign ready_vector[11] = src11_ready;
- assign ready_vector[12] = src12_ready;
- assign ready_vector[13] = src13_ready;
- assign ready_vector[14] = src14_ready;
- assign ready_vector[15] = src15_ready;
- assign ready_vector[16] = src16_ready;
- assign ready_vector[17] = src17_ready;
-
- assign sink_ready = |(sink_channel & ready_vector);
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_cmd_xbar_mux.sv b/db/ip/nios_system/submodules/nios_system_cmd_xbar_mux.sv
deleted file mode 100644
index 76ec5b4..0000000
--- a/db/ip/nios_system/submodules/nios_system_cmd_xbar_mux.sv
+++ /dev/null
@@ -1,308 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// ------------------------------------------
-// Merlin Multiplexer
-// ------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_cmd_xbar_mux
-// NUM_INPUTS: 2
-// ARBITRATION_SHARES: 1 1
-// ARBITRATION_SCHEME "round-robin"
-// PIPELINE_ARB: 1
-// PKT_TRANS_LOCK: 59 (arbitration locking enabled)
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// ------------------------------------------
-
-module nios_system_cmd_xbar_mux
-(
- // ----------------------
- // Sinks
- // ----------------------
- input sink0_valid,
- input [96-1 : 0] sink0_data,
- input [18-1: 0] sink0_channel,
- input sink0_startofpacket,
- input sink0_endofpacket,
- output sink0_ready,
-
- input sink1_valid,
- input [96-1 : 0] sink1_data,
- input [18-1: 0] sink1_channel,
- input sink1_startofpacket,
- input sink1_endofpacket,
- output sink1_ready,
-
-
- // ----------------------
- // Source
- // ----------------------
- output src_valid,
- output [96-1 : 0] src_data,
- output [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready,
-
- // ----------------------
- // Clock & Reset
- // ----------------------
- input clk,
- input reset
-);
- localparam PAYLOAD_W = 96 + 18 + 2;
- localparam NUM_INPUTS = 2;
- localparam SHARE_COUNTER_W = 1;
- localparam PIPELINE_ARB = 1;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam PKT_TRANS_LOCK = 59;
-
- // ------------------------------------------
- // Signals
- // ------------------------------------------
- wire [NUM_INPUTS - 1 : 0] request;
- wire [NUM_INPUTS - 1 : 0] valid;
- wire [NUM_INPUTS - 1 : 0] grant;
- wire [NUM_INPUTS - 1 : 0] next_grant;
- reg [NUM_INPUTS - 1 : 0] saved_grant;
- reg [PAYLOAD_W - 1 : 0] src_payload;
- wire last_cycle;
- reg packet_in_progress;
- reg update_grant;
-
- wire [PAYLOAD_W - 1 : 0] sink0_payload;
- wire [PAYLOAD_W - 1 : 0] sink1_payload;
-
- assign valid[0] = sink0_valid;
- assign valid[1] = sink1_valid;
-
- wire [NUM_INPUTS - 1 : 0] eop;
- assign eop[0] = sink0_endofpacket;
- assign eop[1] = sink1_endofpacket;
-
- // ------------------------------------------
- // ------------------------------------------
- // Grant Logic & Updates
- // ------------------------------------------
- // ------------------------------------------
- reg [NUM_INPUTS - 1 : 0] lock;
- always @* begin
- lock[0] = sink0_data[59];
- lock[1] = sink1_data[59];
- end
- reg [NUM_INPUTS - 1 : 0] locked = '0;
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- locked <= '0;
- end
- else begin
- locked <= next_grant & lock;
- end
- end
-
- assign last_cycle = src_valid & src_ready & src_endofpacket & ~(|(lock & grant));
-
- // ------------------------------------------
- // We're working on a packet at any time valid is high, except
- // when this is the endofpacket.
- // ------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- packet_in_progress <= 1'b0;
- end
- else begin
- if (src_valid)
- packet_in_progress <= 1'b1;
- if (last_cycle)
- packet_in_progress <= 1'b0;
- end
- end
-
-
- // ------------------------------------------
- // Shares
- //
- // Special case: all-equal shares _should_ be optimized into assigning a
- // constant to next_grant_share.
- // Special case: all-1's shares _should_ result in the share counter
- // being optimized away.
- // ------------------------------------------
- // Input | arb shares | counter load value
- // 0 | 1 | 0
- // 1 | 1 | 0
- wire [SHARE_COUNTER_W - 1 : 0] share_0 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_1 = 1'd0;
-
- // ------------------------------------------
- // Choose the share value corresponding to the grant.
- // ------------------------------------------
- reg [SHARE_COUNTER_W - 1 : 0] next_grant_share;
- always @* begin
- next_grant_share =
- share_0 & { SHARE_COUNTER_W {next_grant[0]} } |
- share_1 & { SHARE_COUNTER_W {next_grant[1]} };
- end
-
- // ------------------------------------------
- // Flag to indicate first packet of an arb sequence.
- // ------------------------------------------
-
- // ------------------------------------------
- // Compute the next share-count value.
- // ------------------------------------------
- reg [SHARE_COUNTER_W - 1 : 0] p1_share_count;
- reg [SHARE_COUNTER_W - 1 : 0] share_count;
- reg share_count_zero_flag;
-
- always @* begin
- // Update the counter, but don't decrement below 0.
- p1_share_count = share_count_zero_flag ? '0 : share_count - 1'b1;
- end
-
- // ------------------------------------------
- // Update the share counter and share-counter=zero flag.
- // ------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- share_count <= '0;
- share_count_zero_flag <= 1'b1;
- end
- else begin
- if (update_grant) begin
- share_count <= next_grant_share;
- share_count_zero_flag <= (next_grant_share == '0);
- end
- else if (last_cycle) begin
- share_count <= p1_share_count;
- share_count_zero_flag <= (p1_share_count == '0);
- end
- end
- end
-
-
- always @* begin
- update_grant = 0;
-
- // ------------------------------------------
- // The pipeline delays grant by one cycle, so
- // we have to calculate the update_grant signal
- // one cycle ahead of time.
- //
- // Possible optimization: omit the first clause
- // "if (!packet_in_progress & ~src_valid) ..."
- // cost: one idle cycle at the the beginning of each
- // grant cycle.
- // benefit: save a small amount of logic.
- // ------------------------------------------
- if (!packet_in_progress & !src_valid)
- update_grant = 1;
- if (last_cycle && share_count_zero_flag)
- update_grant = 1;
- end
-
- wire save_grant;
- assign save_grant = update_grant;
- assign grant = saved_grant;
-
- always @(posedge clk, posedge reset) begin
- if (reset)
- saved_grant <= '0;
- else if (save_grant)
- saved_grant <= next_grant;
- end
-
- // ------------------------------------------
- // ------------------------------------------
- // Arbitrator
- // ------------------------------------------
- // ------------------------------------------
-
- // ------------------------------------------
- // Create a request vector that stays high during
- // the packet for unpipelined arbitration.
- //
- // The pipelined arbitration scheme does not require
- // request to be held high during the packet.
- // ------------------------------------------
- reg [NUM_INPUTS - 1 : 0] prev_request;
- always @(posedge clk, posedge reset) begin
- if (reset)
- prev_request <= '0;
- else
- prev_request <= request & ~(valid & eop);
- end
-
- assign request = (PIPELINE_ARB == 1) ? valid | locked :
- prev_request | valid | locked;
-
-
- altera_merlin_arbitrator
- #(
- .NUM_REQUESTERS(NUM_INPUTS),
- .SCHEME ("round-robin"),
- .PIPELINE (1)
- ) arb (
- .clk (clk),
- .reset (reset),
- .request (request),
- .grant (next_grant),
- .save_top_priority (src_valid),
- .increment_top_priority (update_grant)
- );
-
- // ------------------------------------------
- // ------------------------------------------
- // Mux
- //
- // Implemented as a sum of products.
- // ------------------------------------------
- // ------------------------------------------
-
- assign sink0_ready = src_ready && grant[0];
- assign sink1_ready = src_ready && grant[1];
-
- assign src_valid = |(grant & valid);
-
- always @* begin
- src_payload =
- sink0_payload & {PAYLOAD_W {grant[0]} } |
- sink1_payload & {PAYLOAD_W {grant[1]} };
- end
-
- // ------------------------------------------
- // Mux Payload Mapping
- // ------------------------------------------
-
- assign sink0_payload = {sink0_channel,sink0_data,
- sink0_startofpacket,sink0_endofpacket};
- assign sink1_payload = {sink1_channel,sink1_data,
- sink1_startofpacket,sink1_endofpacket};
-
- assign {src_channel,src_data,src_startofpacket,src_endofpacket} = src_payload;
-
-endmodule
-
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_hex0.v b/db/ip/nios_system/submodules/nios_system_hex0.v
deleted file mode 100644
index 365eed9..0000000
--- a/db/ip/nios_system/submodules/nios_system_hex0.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_hex0 (
- // inputs:
- address,
- chipselect,
- clk,
- reset_n,
- write_n,
- writedata,
-
- // outputs:
- out_port,
- readdata
- )
-;
-
- output [ 6: 0] out_port;
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input chipselect;
- input clk;
- input reset_n;
- input write_n;
- input [ 31: 0] writedata;
-
- wire clk_en;
- reg [ 6: 0] data_out;
- wire [ 6: 0] out_port;
- wire [ 6: 0] read_mux_out;
- wire [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {7 {(address == 0)}} & data_out;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- data_out <= 0;
- else if (chipselect && ~write_n && (address == 0))
- data_out <= writedata[6 : 0];
- end
-
-
- assign readdata = {32'b0 | read_mux_out};
- assign out_port = data_out;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_id_router.sv b/db/ip/nios_system/submodules/nios_system_id_router.sv
deleted file mode 100644
index 90937e8..0000000
--- a/db/ip/nios_system/submodules/nios_system_id_router.sv
+++ /dev/null
@@ -1,221 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------------------------
-// Merlin Router
-//
-// Asserts the appropriate one-hot encoded channel based on
-// either (a) the address or (b) the dest id. The DECODER_TYPE
-// parameter controls this behaviour. 0 means address decoder,
-// 1 means dest id decoder.
-//
-// In the case of (a), it also sets the destination id.
-// -------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module nios_system_id_router_default_decode
- #(
- parameter DEFAULT_CHANNEL = 0,
- DEFAULT_WR_CHANNEL = -1,
- DEFAULT_RD_CHANNEL = -1,
- DEFAULT_DESTID = 1
- )
- (output [85 - 81 : 0] default_destination_id,
- output [18-1 : 0] default_wr_channel,
- output [18-1 : 0] default_rd_channel,
- output [18-1 : 0] default_src_channel
- );
-
- assign default_destination_id =
- DEFAULT_DESTID[85 - 81 : 0];
-
- generate begin : default_decode
- if (DEFAULT_CHANNEL == -1) begin
- assign default_src_channel = '0;
- end
- else begin
- assign default_src_channel = 18'b1 << DEFAULT_CHANNEL;
- end
- end
- endgenerate
-
- generate begin : default_decode_rw
- if (DEFAULT_RD_CHANNEL == -1) begin
- assign default_wr_channel = '0;
- assign default_rd_channel = '0;
- end
- else begin
- assign default_wr_channel = 18'b1 << DEFAULT_WR_CHANNEL;
- assign default_rd_channel = 18'b1 << DEFAULT_RD_CHANNEL;
- end
- end
- endgenerate
-
-endmodule
-
-
-module nios_system_id_router
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // Command Sink (Input)
- // -------------------
- input sink_valid,
- input [96-1 : 0] sink_data,
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Command Source (Output)
- // -------------------
- output src_valid,
- output reg [96-1 : 0] src_data,
- output reg [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready
-);
-
- // -------------------------------------------------------
- // Local parameters and variables
- // -------------------------------------------------------
- localparam PKT_ADDR_H = 54;
- localparam PKT_ADDR_L = 36;
- localparam PKT_DEST_ID_H = 85;
- localparam PKT_DEST_ID_L = 81;
- localparam PKT_PROTECTION_H = 89;
- localparam PKT_PROTECTION_L = 87;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam DECODER_TYPE = 1;
-
- localparam PKT_TRANS_WRITE = 57;
- localparam PKT_TRANS_READ = 58;
-
- localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
- localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
-
-
-
- // -------------------------------------------------------
- // Figure out the number of bits to mask off for each slave span
- // during address decoding
- // -------------------------------------------------------
- // -------------------------------------------------------
- // Work out which address bits are significant based on the
- // address range of the slaves. If the required width is too
- // large or too small, we use the address field width instead.
- // -------------------------------------------------------
- localparam ADDR_RANGE = 64'h0;
- localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
- localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
- (RANGE_ADDR_WIDTH == 0) ?
- PKT_ADDR_H :
- PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
-
- localparam RG = RANGE_ADDR_WIDTH;
-
- reg [PKT_DEST_ID_W-1 : 0] destid;
-
- // -------------------------------------------------------
- // Pass almost everything through, untouched
- // -------------------------------------------------------
- assign sink_ready = src_ready;
- assign src_valid = sink_valid;
- assign src_startofpacket = sink_startofpacket;
- assign src_endofpacket = sink_endofpacket;
-
- wire [PKT_DEST_ID_W-1:0] default_destid;
- wire [18-1 : 0] default_src_channel;
-
-
-
-
-
- nios_system_id_router_default_decode the_default_decode(
- .default_destination_id (default_destid),
- .default_wr_channel (),
- .default_rd_channel (),
- .default_src_channel (default_src_channel)
- );
-
- always @* begin
- src_data = sink_data;
- src_channel = default_src_channel;
-
- // --------------------------------------------------
- // DestinationID Decoder
- // Sets the channel based on the destination ID.
- // --------------------------------------------------
- destid = sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
-
-
-
- if (destid == 1 ) begin
- src_channel = 18'b01;
- end
-
- if (destid == 0 ) begin
- src_channel = 18'b10;
- end
-
-
-end
-
-
- // --------------------------------------------------
- // Ceil(log2()) function
- // --------------------------------------------------
- function integer log2ceil;
- input reg[65:0] val;
- reg [65:0] i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_id_router_002.sv b/db/ip/nios_system/submodules/nios_system_id_router_002.sv
deleted file mode 100644
index a80e831..0000000
--- a/db/ip/nios_system/submodules/nios_system_id_router_002.sv
+++ /dev/null
@@ -1,217 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------------------------
-// Merlin Router
-//
-// Asserts the appropriate one-hot encoded channel based on
-// either (a) the address or (b) the dest id. The DECODER_TYPE
-// parameter controls this behaviour. 0 means address decoder,
-// 1 means dest id decoder.
-//
-// In the case of (a), it also sets the destination id.
-// -------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module nios_system_id_router_002_default_decode
- #(
- parameter DEFAULT_CHANNEL = 0,
- DEFAULT_WR_CHANNEL = -1,
- DEFAULT_RD_CHANNEL = -1,
- DEFAULT_DESTID = 0
- )
- (output [85 - 81 : 0] default_destination_id,
- output [18-1 : 0] default_wr_channel,
- output [18-1 : 0] default_rd_channel,
- output [18-1 : 0] default_src_channel
- );
-
- assign default_destination_id =
- DEFAULT_DESTID[85 - 81 : 0];
-
- generate begin : default_decode
- if (DEFAULT_CHANNEL == -1) begin
- assign default_src_channel = '0;
- end
- else begin
- assign default_src_channel = 18'b1 << DEFAULT_CHANNEL;
- end
- end
- endgenerate
-
- generate begin : default_decode_rw
- if (DEFAULT_RD_CHANNEL == -1) begin
- assign default_wr_channel = '0;
- assign default_rd_channel = '0;
- end
- else begin
- assign default_wr_channel = 18'b1 << DEFAULT_WR_CHANNEL;
- assign default_rd_channel = 18'b1 << DEFAULT_RD_CHANNEL;
- end
- end
- endgenerate
-
-endmodule
-
-
-module nios_system_id_router_002
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // Command Sink (Input)
- // -------------------
- input sink_valid,
- input [96-1 : 0] sink_data,
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Command Source (Output)
- // -------------------
- output src_valid,
- output reg [96-1 : 0] src_data,
- output reg [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready
-);
-
- // -------------------------------------------------------
- // Local parameters and variables
- // -------------------------------------------------------
- localparam PKT_ADDR_H = 54;
- localparam PKT_ADDR_L = 36;
- localparam PKT_DEST_ID_H = 85;
- localparam PKT_DEST_ID_L = 81;
- localparam PKT_PROTECTION_H = 89;
- localparam PKT_PROTECTION_L = 87;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam DECODER_TYPE = 1;
-
- localparam PKT_TRANS_WRITE = 57;
- localparam PKT_TRANS_READ = 58;
-
- localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
- localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
-
-
-
- // -------------------------------------------------------
- // Figure out the number of bits to mask off for each slave span
- // during address decoding
- // -------------------------------------------------------
- // -------------------------------------------------------
- // Work out which address bits are significant based on the
- // address range of the slaves. If the required width is too
- // large or too small, we use the address field width instead.
- // -------------------------------------------------------
- localparam ADDR_RANGE = 64'h0;
- localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
- localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
- (RANGE_ADDR_WIDTH == 0) ?
- PKT_ADDR_H :
- PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
-
- localparam RG = RANGE_ADDR_WIDTH;
-
- reg [PKT_DEST_ID_W-1 : 0] destid;
-
- // -------------------------------------------------------
- // Pass almost everything through, untouched
- // -------------------------------------------------------
- assign sink_ready = src_ready;
- assign src_valid = sink_valid;
- assign src_startofpacket = sink_startofpacket;
- assign src_endofpacket = sink_endofpacket;
-
- wire [PKT_DEST_ID_W-1:0] default_destid;
- wire [18-1 : 0] default_src_channel;
-
-
-
-
-
- nios_system_id_router_002_default_decode the_default_decode(
- .default_destination_id (default_destid),
- .default_wr_channel (),
- .default_rd_channel (),
- .default_src_channel (default_src_channel)
- );
-
- always @* begin
- src_data = sink_data;
- src_channel = default_src_channel;
-
- // --------------------------------------------------
- // DestinationID Decoder
- // Sets the channel based on the destination ID.
- // --------------------------------------------------
- destid = sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
-
-
-
- if (destid == 0 ) begin
- src_channel = 18'b1;
- end
-
-
-end
-
-
- // --------------------------------------------------
- // Ceil(log2()) function
- // --------------------------------------------------
- function integer log2ceil;
- input reg[65:0] val;
- reg [65:0] i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_id_router_003.sv b/db/ip/nios_system/submodules/nios_system_id_router_003.sv
deleted file mode 100644
index 5eb343c..0000000
--- a/db/ip/nios_system/submodules/nios_system_id_router_003.sv
+++ /dev/null
@@ -1,217 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_router/altera_merlin_router.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------------------------
-// Merlin Router
-//
-// Asserts the appropriate one-hot encoded channel based on
-// either (a) the address or (b) the dest id. The DECODER_TYPE
-// parameter controls this behaviour. 0 means address decoder,
-// 1 means dest id decoder.
-//
-// In the case of (a), it also sets the destination id.
-// -------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module nios_system_id_router_003_default_decode
- #(
- parameter DEFAULT_CHANNEL = 0,
- DEFAULT_WR_CHANNEL = -1,
- DEFAULT_RD_CHANNEL = -1,
- DEFAULT_DESTID = 0
- )
- (output [85 - 81 : 0] default_destination_id,
- output [18-1 : 0] default_wr_channel,
- output [18-1 : 0] default_rd_channel,
- output [18-1 : 0] default_src_channel
- );
-
- assign default_destination_id =
- DEFAULT_DESTID[85 - 81 : 0];
-
- generate begin : default_decode
- if (DEFAULT_CHANNEL == -1) begin
- assign default_src_channel = '0;
- end
- else begin
- assign default_src_channel = 18'b1 << DEFAULT_CHANNEL;
- end
- end
- endgenerate
-
- generate begin : default_decode_rw
- if (DEFAULT_RD_CHANNEL == -1) begin
- assign default_wr_channel = '0;
- assign default_rd_channel = '0;
- end
- else begin
- assign default_wr_channel = 18'b1 << DEFAULT_WR_CHANNEL;
- assign default_rd_channel = 18'b1 << DEFAULT_RD_CHANNEL;
- end
- end
- endgenerate
-
-endmodule
-
-
-module nios_system_id_router_003
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // Command Sink (Input)
- // -------------------
- input sink_valid,
- input [96-1 : 0] sink_data,
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Command Source (Output)
- // -------------------
- output src_valid,
- output reg [96-1 : 0] src_data,
- output reg [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready
-);
-
- // -------------------------------------------------------
- // Local parameters and variables
- // -------------------------------------------------------
- localparam PKT_ADDR_H = 54;
- localparam PKT_ADDR_L = 36;
- localparam PKT_DEST_ID_H = 85;
- localparam PKT_DEST_ID_L = 81;
- localparam PKT_PROTECTION_H = 89;
- localparam PKT_PROTECTION_L = 87;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam DECODER_TYPE = 1;
-
- localparam PKT_TRANS_WRITE = 57;
- localparam PKT_TRANS_READ = 58;
-
- localparam PKT_ADDR_W = PKT_ADDR_H-PKT_ADDR_L + 1;
- localparam PKT_DEST_ID_W = PKT_DEST_ID_H-PKT_DEST_ID_L + 1;
-
-
-
- // -------------------------------------------------------
- // Figure out the number of bits to mask off for each slave span
- // during address decoding
- // -------------------------------------------------------
- // -------------------------------------------------------
- // Work out which address bits are significant based on the
- // address range of the slaves. If the required width is too
- // large or too small, we use the address field width instead.
- // -------------------------------------------------------
- localparam ADDR_RANGE = 64'h0;
- localparam RANGE_ADDR_WIDTH = log2ceil(ADDR_RANGE);
- localparam OPTIMIZED_ADDR_H = (RANGE_ADDR_WIDTH > PKT_ADDR_W) ||
- (RANGE_ADDR_WIDTH == 0) ?
- PKT_ADDR_H :
- PKT_ADDR_L + RANGE_ADDR_WIDTH - 1;
-
- localparam RG = RANGE_ADDR_WIDTH;
-
- reg [PKT_DEST_ID_W-1 : 0] destid;
-
- // -------------------------------------------------------
- // Pass almost everything through, untouched
- // -------------------------------------------------------
- assign sink_ready = src_ready;
- assign src_valid = sink_valid;
- assign src_startofpacket = sink_startofpacket;
- assign src_endofpacket = sink_endofpacket;
-
- wire [PKT_DEST_ID_W-1:0] default_destid;
- wire [18-1 : 0] default_src_channel;
-
-
-
-
-
- nios_system_id_router_003_default_decode the_default_decode(
- .default_destination_id (default_destid),
- .default_wr_channel (),
- .default_rd_channel (),
- .default_src_channel (default_src_channel)
- );
-
- always @* begin
- src_data = sink_data;
- src_channel = default_src_channel;
-
- // --------------------------------------------------
- // DestinationID Decoder
- // Sets the channel based on the destination ID.
- // --------------------------------------------------
- destid = sink_data[PKT_DEST_ID_H : PKT_DEST_ID_L];
-
-
-
- if (destid == 0 ) begin
- src_channel = 18'b1;
- end
-
-
-end
-
-
- // --------------------------------------------------
- // Ceil(log2()) function
- // --------------------------------------------------
- function integer log2ceil;
- input reg[65:0] val;
- reg [65:0] i;
-
- begin
- i = 1;
- log2ceil = 0;
-
- while (i < val) begin
- log2ceil = log2ceil + 1;
- i = i << 1;
- end
- end
- endfunction
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_irq_mapper.sv b/db/ip/nios_system/submodules/nios_system_irq_mapper.sv
deleted file mode 100644
index cc0a8bb..0000000
--- a/db/ip/nios_system/submodules/nios_system_irq_mapper.sv
+++ /dev/null
@@ -1,59 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_irq_mapper/altera_irq_mapper.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------------------------
-// Altera IRQ Mapper
-//
-// Parameters
-// NUM_RCVRS : 1
-// SENDER_IRW_WIDTH : 32
-// IRQ_MAP : 0:5
-//
-// -------------------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-module nios_system_irq_mapper
-(
- // -------------------
- // Clock & Reset
- // -------------------
- input clk,
- input reset,
-
- // -------------------
- // IRQ Receivers
- // -------------------
- input receiver0_irq,
-
- // -------------------
- // Command Source (Output)
- // -------------------
- output reg [31 : 0] sender_irq
-);
-
-
- always @* begin
- sender_irq = 0;
-
- sender_irq[5] = receiver0_irq;
- end
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_jtag_uart.v b/db/ip/nios_system/submodules/nios_system_jtag_uart.v
deleted file mode 100644
index 0d02445..0000000
--- a/db/ip/nios_system/submodules/nios_system_jtag_uart.v
+++ /dev/null
@@ -1,583 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_jtag_uart_sim_scfifo_w (
- // inputs:
- clk,
- fifo_wdata,
- fifo_wr,
-
- // outputs:
- fifo_FF,
- r_dat,
- wfifo_empty,
- wfifo_used
- )
-;
-
- output fifo_FF;
- output [ 7: 0] r_dat;
- output wfifo_empty;
- output [ 5: 0] wfifo_used;
- input clk;
- input [ 7: 0] fifo_wdata;
- input fifo_wr;
-
- wire fifo_FF;
- wire [ 7: 0] r_dat;
- wire wfifo_empty;
- wire [ 5: 0] wfifo_used;
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- always @(posedge clk)
- begin
- if (fifo_wr)
- $write("%c", fifo_wdata);
- end
-
-
- assign wfifo_used = {6{1'b0}};
- assign r_dat = {8{1'b0}};
- assign fifo_FF = 1'b0;
- assign wfifo_empty = 1'b1;
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_jtag_uart_scfifo_w (
- // inputs:
- clk,
- fifo_clear,
- fifo_wdata,
- fifo_wr,
- rd_wfifo,
-
- // outputs:
- fifo_FF,
- r_dat,
- wfifo_empty,
- wfifo_used
- )
-;
-
- output fifo_FF;
- output [ 7: 0] r_dat;
- output wfifo_empty;
- output [ 5: 0] wfifo_used;
- input clk;
- input fifo_clear;
- input [ 7: 0] fifo_wdata;
- input fifo_wr;
- input rd_wfifo;
-
- wire fifo_FF;
- wire [ 7: 0] r_dat;
- wire wfifo_empty;
- wire [ 5: 0] wfifo_used;
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- nios_system_jtag_uart_sim_scfifo_w the_nios_system_jtag_uart_sim_scfifo_w
- (
- .clk (clk),
- .fifo_FF (fifo_FF),
- .fifo_wdata (fifo_wdata),
- .fifo_wr (fifo_wr),
- .r_dat (r_dat),
- .wfifo_empty (wfifo_empty),
- .wfifo_used (wfifo_used)
- );
-
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-// scfifo wfifo
-// (
-// .aclr (fifo_clear),
-// .clock (clk),
-// .data (fifo_wdata),
-// .empty (wfifo_empty),
-// .full (fifo_FF),
-// .q (r_dat),
-// .rdreq (rd_wfifo),
-// .usedw (wfifo_used),
-// .wrreq (fifo_wr)
-// );
-//
-// defparam wfifo.lpm_hint = "RAM_BLOCK_TYPE=AUTO",
-// wfifo.lpm_numwords = 64,
-// wfifo.lpm_showahead = "OFF",
-// wfifo.lpm_type = "scfifo",
-// wfifo.lpm_width = 8,
-// wfifo.lpm_widthu = 6,
-// wfifo.overflow_checking = "OFF",
-// wfifo.underflow_checking = "OFF",
-// wfifo.use_eab = "ON";
-//
-//synthesis read_comments_as_HDL off
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_jtag_uart_sim_scfifo_r (
- // inputs:
- clk,
- fifo_rd,
- rst_n,
-
- // outputs:
- fifo_EF,
- fifo_rdata,
- rfifo_full,
- rfifo_used
- )
-;
-
- output fifo_EF;
- output [ 7: 0] fifo_rdata;
- output rfifo_full;
- output [ 5: 0] rfifo_used;
- input clk;
- input fifo_rd;
- input rst_n;
-
- reg [ 31: 0] bytes_left;
- wire fifo_EF;
- reg fifo_rd_d;
- wire [ 7: 0] fifo_rdata;
- wire new_rom;
- wire [ 31: 0] num_bytes;
- wire [ 6: 0] rfifo_entries;
- wire rfifo_full;
- wire [ 5: 0] rfifo_used;
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- // Generate rfifo_entries for simulation
- always @(posedge clk or negedge rst_n)
- begin
- if (rst_n == 0)
- begin
- bytes_left <= 32'h0;
- fifo_rd_d <= 1'b0;
- end
- else
- begin
- fifo_rd_d <= fifo_rd;
- // decrement on read
- if (fifo_rd_d)
- bytes_left <= bytes_left - 1'b1;
- // catch new contents
- if (new_rom)
- bytes_left <= num_bytes;
- end
- end
-
-
- assign fifo_EF = bytes_left == 32'b0;
- assign rfifo_full = bytes_left > 7'h40;
- assign rfifo_entries = (rfifo_full) ? 7'h40 : bytes_left;
- assign rfifo_used = rfifo_entries[5 : 0];
- assign new_rom = 1'b0;
- assign num_bytes = 32'b0;
- assign fifo_rdata = 8'b0;
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_jtag_uart_scfifo_r (
- // inputs:
- clk,
- fifo_clear,
- fifo_rd,
- rst_n,
- t_dat,
- wr_rfifo,
-
- // outputs:
- fifo_EF,
- fifo_rdata,
- rfifo_full,
- rfifo_used
- )
-;
-
- output fifo_EF;
- output [ 7: 0] fifo_rdata;
- output rfifo_full;
- output [ 5: 0] rfifo_used;
- input clk;
- input fifo_clear;
- input fifo_rd;
- input rst_n;
- input [ 7: 0] t_dat;
- input wr_rfifo;
-
- wire fifo_EF;
- wire [ 7: 0] fifo_rdata;
- wire rfifo_full;
- wire [ 5: 0] rfifo_used;
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- nios_system_jtag_uart_sim_scfifo_r the_nios_system_jtag_uart_sim_scfifo_r
- (
- .clk (clk),
- .fifo_EF (fifo_EF),
- .fifo_rd (fifo_rd),
- .fifo_rdata (fifo_rdata),
- .rfifo_full (rfifo_full),
- .rfifo_used (rfifo_used),
- .rst_n (rst_n)
- );
-
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-// scfifo rfifo
-// (
-// .aclr (fifo_clear),
-// .clock (clk),
-// .data (t_dat),
-// .empty (fifo_EF),
-// .full (rfifo_full),
-// .q (fifo_rdata),
-// .rdreq (fifo_rd),
-// .usedw (rfifo_used),
-// .wrreq (wr_rfifo)
-// );
-//
-// defparam rfifo.lpm_hint = "RAM_BLOCK_TYPE=AUTO",
-// rfifo.lpm_numwords = 64,
-// rfifo.lpm_showahead = "OFF",
-// rfifo.lpm_type = "scfifo",
-// rfifo.lpm_width = 8,
-// rfifo.lpm_widthu = 6,
-// rfifo.overflow_checking = "OFF",
-// rfifo.underflow_checking = "OFF",
-// rfifo.use_eab = "ON";
-//
-//synthesis read_comments_as_HDL off
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_jtag_uart (
- // inputs:
- av_address,
- av_chipselect,
- av_read_n,
- av_write_n,
- av_writedata,
- clk,
- rst_n,
-
- // outputs:
- av_irq,
- av_readdata,
- av_waitrequest,
- dataavailable,
- readyfordata
- )
- /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"R101,C106,D101,D103\"" */ ;
-
- output av_irq;
- output [ 31: 0] av_readdata;
- output av_waitrequest;
- output dataavailable;
- output readyfordata;
- input av_address;
- input av_chipselect;
- input av_read_n;
- input av_write_n;
- input [ 31: 0] av_writedata;
- input clk;
- input rst_n;
-
- reg ac;
- wire activity;
- wire av_irq;
- wire [ 31: 0] av_readdata;
- reg av_waitrequest;
- reg dataavailable;
- reg fifo_AE;
- reg fifo_AF;
- wire fifo_EF;
- wire fifo_FF;
- wire fifo_clear;
- wire fifo_rd;
- wire [ 7: 0] fifo_rdata;
- wire [ 7: 0] fifo_wdata;
- reg fifo_wr;
- reg ien_AE;
- reg ien_AF;
- wire ipen_AE;
- wire ipen_AF;
- reg pause_irq;
- wire [ 7: 0] r_dat;
- wire r_ena;
- reg r_val;
- wire rd_wfifo;
- reg read_0;
- reg readyfordata;
- wire rfifo_full;
- wire [ 5: 0] rfifo_used;
- reg rvalid;
- reg sim_r_ena;
- reg sim_t_dat;
- reg sim_t_ena;
- reg sim_t_pause;
- wire [ 7: 0] t_dat;
- reg t_dav;
- wire t_ena;
- wire t_pause;
- wire wfifo_empty;
- wire [ 5: 0] wfifo_used;
- reg woverflow;
- wire wr_rfifo;
- //avalon_jtag_slave, which is an e_avalon_slave
- assign rd_wfifo = r_ena & ~wfifo_empty;
- assign wr_rfifo = t_ena & ~rfifo_full;
- assign fifo_clear = ~rst_n;
- nios_system_jtag_uart_scfifo_w the_nios_system_jtag_uart_scfifo_w
- (
- .clk (clk),
- .fifo_FF (fifo_FF),
- .fifo_clear (fifo_clear),
- .fifo_wdata (fifo_wdata),
- .fifo_wr (fifo_wr),
- .r_dat (r_dat),
- .rd_wfifo (rd_wfifo),
- .wfifo_empty (wfifo_empty),
- .wfifo_used (wfifo_used)
- );
-
- nios_system_jtag_uart_scfifo_r the_nios_system_jtag_uart_scfifo_r
- (
- .clk (clk),
- .fifo_EF (fifo_EF),
- .fifo_clear (fifo_clear),
- .fifo_rd (fifo_rd),
- .fifo_rdata (fifo_rdata),
- .rfifo_full (rfifo_full),
- .rfifo_used (rfifo_used),
- .rst_n (rst_n),
- .t_dat (t_dat),
- .wr_rfifo (wr_rfifo)
- );
-
- assign ipen_AE = ien_AE & fifo_AE;
- assign ipen_AF = ien_AF & (pause_irq | fifo_AF);
- assign av_irq = ipen_AE | ipen_AF;
- assign activity = t_pause | t_ena;
- always @(posedge clk or negedge rst_n)
- begin
- if (rst_n == 0)
- pause_irq <= 1'b0;
- else // only if fifo is not empty...
- if (t_pause & ~fifo_EF)
- pause_irq <= 1'b1;
- else if (read_0)
- pause_irq <= 1'b0;
- end
-
-
- always @(posedge clk or negedge rst_n)
- begin
- if (rst_n == 0)
- begin
- r_val <= 1'b0;
- t_dav <= 1'b1;
- end
- else
- begin
- r_val <= r_ena & ~wfifo_empty;
- t_dav <= ~rfifo_full;
- end
- end
-
-
- always @(posedge clk or negedge rst_n)
- begin
- if (rst_n == 0)
- begin
- fifo_AE <= 1'b0;
- fifo_AF <= 1'b0;
- fifo_wr <= 1'b0;
- rvalid <= 1'b0;
- read_0 <= 1'b0;
- ien_AE <= 1'b0;
- ien_AF <= 1'b0;
- ac <= 1'b0;
- woverflow <= 1'b0;
- av_waitrequest <= 1'b1;
- end
- else
- begin
- fifo_AE <= {fifo_FF,wfifo_used} <= 8;
- fifo_AF <= (7'h40 - {rfifo_full,rfifo_used}) <= 8;
- fifo_wr <= 1'b0;
- read_0 <= 1'b0;
- av_waitrequest <= ~(av_chipselect & (~av_write_n | ~av_read_n) & av_waitrequest);
- if (activity)
- ac <= 1'b1;
- // write
- if (av_chipselect & ~av_write_n & av_waitrequest)
- // addr 1 is control; addr 0 is data
- if (av_address)
- begin
- ien_AF <= av_writedata[0];
- ien_AE <= av_writedata[1];
- if (av_writedata[10] & ~activity)
- ac <= 1'b0;
- end
- else
- begin
- fifo_wr <= ~fifo_FF;
- woverflow <= fifo_FF;
- end
- // read
- if (av_chipselect & ~av_read_n & av_waitrequest)
- begin
- // addr 1 is interrupt; addr 0 is data
- if (~av_address)
- rvalid <= ~fifo_EF;
- read_0 <= ~av_address;
- end
- end
- end
-
-
- assign fifo_wdata = av_writedata[7 : 0];
- assign fifo_rd = (av_chipselect & ~av_read_n & av_waitrequest & ~av_address) ? ~fifo_EF : 1'b0;
- assign av_readdata = read_0 ? { {9{1'b0}},rfifo_full,rfifo_used,rvalid,woverflow,~fifo_FF,~fifo_EF,1'b0,ac,ipen_AE,ipen_AF,fifo_rdata } : { {9{1'b0}},(7'h40 - {fifo_FF,wfifo_used}),rvalid,woverflow,~fifo_FF,~fifo_EF,1'b0,ac,ipen_AE,ipen_AF,{6{1'b0}},ien_AE,ien_AF };
- always @(posedge clk or negedge rst_n)
- begin
- if (rst_n == 0)
- readyfordata <= 0;
- else
- readyfordata <= ~fifo_FF;
- end
-
-
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- // Tie off Atlantic Interface signals not used for simulation
- always @(posedge clk)
- begin
- sim_t_pause <= 1'b0;
- sim_t_ena <= 1'b0;
- sim_t_dat <= t_dav ? r_dat : {8{r_val}};
- sim_r_ena <= 1'b0;
- end
-
-
- assign r_ena = sim_r_ena;
- assign t_ena = sim_t_ena;
- assign t_dat = sim_t_dat;
- assign t_pause = sim_t_pause;
- always @(fifo_EF)
- begin
- dataavailable = ~fifo_EF;
- end
-
-
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-// alt_jtag_atlantic nios_system_jtag_uart_alt_jtag_atlantic
-// (
-// .clk (clk),
-// .r_dat (r_dat),
-// .r_ena (r_ena),
-// .r_val (r_val),
-// .rst_n (rst_n),
-// .t_dat (t_dat),
-// .t_dav (t_dav),
-// .t_ena (t_ena),
-// .t_pause (t_pause)
-// );
-//
-// defparam nios_system_jtag_uart_alt_jtag_atlantic.INSTANCE_ID = 0,
-// nios_system_jtag_uart_alt_jtag_atlantic.LOG2_RXFIFO_DEPTH = 6,
-// nios_system_jtag_uart_alt_jtag_atlantic.LOG2_TXFIFO_DEPTH = 6,
-// nios_system_jtag_uart_alt_jtag_atlantic.SLD_AUTO_INSTANCE_INDEX = "YES";
-//
-// always @(posedge clk or negedge rst_n)
-// begin
-// if (rst_n == 0)
-// dataavailable <= 0;
-// else
-// dataavailable <= ~fifo_EF;
-// end
-//
-//
-//synthesis read_comments_as_HDL off
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_lcd.v b/db/ip/nios_system/submodules/nios_system_lcd.v
deleted file mode 100644
index 18c2d15..0000000
--- a/db/ip/nios_system/submodules/nios_system_lcd.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_lcd (
- // inputs:
- address,
- begintransfer,
- clk,
- read,
- reset_n,
- write,
- writedata,
-
- // outputs:
- LCD_E,
- LCD_RS,
- LCD_RW,
- LCD_data,
- readdata
- )
-;
-
- output LCD_E;
- output LCD_RS;
- output LCD_RW;
- inout [ 7: 0] LCD_data;
- output [ 7: 0] readdata;
- input [ 1: 0] address;
- input begintransfer;
- input clk;
- input read;
- input reset_n;
- input write;
- input [ 7: 0] writedata;
-
- wire LCD_E;
- wire LCD_RS;
- wire LCD_RW;
- wire [ 7: 0] LCD_data;
- wire [ 7: 0] readdata;
- assign LCD_RW = address[0];
- assign LCD_RS = address[1];
- assign LCD_E = read | write;
- assign LCD_data = (address[0]) ? {8{1'bz}} : writedata;
- assign readdata = LCD_data;
- //control_slave, which is an e_avalon_slave
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_lcd_16207_0.v b/db/ip/nios_system/submodules/nios_system_lcd_16207_0.v
deleted file mode 100644
index f58d30f..0000000
--- a/db/ip/nios_system/submodules/nios_system_lcd_16207_0.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_lcd_16207_0 (
- // inputs:
- address,
- begintransfer,
- clk,
- read,
- reset_n,
- write,
- writedata,
-
- // outputs:
- LCD_E,
- LCD_RS,
- LCD_RW,
- LCD_data,
- readdata
- )
-;
-
- output LCD_E;
- output LCD_RS;
- output LCD_RW;
- inout [ 7: 0] LCD_data;
- output [ 7: 0] readdata;
- input [ 1: 0] address;
- input begintransfer;
- input clk;
- input read;
- input reset_n;
- input write;
- input [ 7: 0] writedata;
-
- wire LCD_E;
- wire LCD_RS;
- wire LCD_RW;
- wire [ 7: 0] LCD_data;
- wire [ 7: 0] readdata;
- assign LCD_RW = address[0];
- assign LCD_RS = address[1];
- assign LCD_E = read | write;
- assign LCD_data = (address[0]) ? {8{1'bz}} : writedata;
- assign readdata = LCD_data;
- //control_slave, which is an e_avalon_slave
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_lcd_E.v b/db/ip/nios_system/submodules/nios_system_lcd_E.v
deleted file mode 100644
index c5680d0..0000000
--- a/db/ip/nios_system/submodules/nios_system_lcd_E.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_lcd_E (
- // inputs:
- address,
- chipselect,
- clk,
- reset_n,
- write_n,
- writedata,
-
- // outputs:
- out_port,
- readdata
- )
-;
-
- output out_port;
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input chipselect;
- input clk;
- input reset_n;
- input write_n;
- input [ 31: 0] writedata;
-
- wire clk_en;
- reg data_out;
- wire out_port;
- wire read_mux_out;
- wire [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {1 {(address == 0)}} & data_out;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- data_out <= 0;
- else if (chipselect && ~write_n && (address == 0))
- data_out <= writedata;
- end
-
-
- assign readdata = {32'b0 | read_mux_out};
- assign out_port = data_out;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_lcd_on.v b/db/ip/nios_system/submodules/nios_system_lcd_on.v
deleted file mode 100644
index 4e9a8dc..0000000
--- a/db/ip/nios_system/submodules/nios_system_lcd_on.v
+++ /dev/null
@@ -1,66 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_lcd_on (
- // inputs:
- address,
- chipselect,
- clk,
- reset_n,
- write_n,
- writedata,
-
- // outputs:
- out_port,
- readdata
- )
-;
-
- output out_port;
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input chipselect;
- input clk;
- input reset_n;
- input write_n;
- input [ 31: 0] writedata;
-
- wire clk_en;
- reg data_out;
- wire out_port;
- wire read_mux_out;
- wire [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {1 {(address == 0)}} & data_out;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- data_out <= 0;
- else if (chipselect && ~write_n && (address == 0))
- data_out <= writedata;
- end
-
-
- assign readdata = {32'b0 | read_mux_out};
- assign out_port = data_out;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor.sdc b/db/ip/nios_system/submodules/nios_system_nios2_processor.sdc
deleted file mode 100644
index 4848c5a..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor.sdc
+++ /dev/null
@@ -1,53 +0,0 @@
-# Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-# use of Altera Corporation's design tools, logic functions and other
-# software and tools, and its AMPP partner logic functions, and any
-# output files any of the foregoing (including device programming or
-# simulation files), and any associated documentation or information are
-# expressly subject to the terms and conditions of the Altera Program
-# License Subscription Agreement or other applicable license agreement,
-# including, without limitation, that your use is for the sole purpose
-# of programming logic devices manufactured by Altera and sold by Altera
-# or its authorized distributors. Please refer to the applicable
-# agreement for further details.
-
-#**************************************************************
-# Timequest JTAG clock definition
-# Uncommenting the following lines will define the JTAG
-# clock in TimeQuest Timing Analyzer
-#**************************************************************
-
-#create_clock -period 10MHz {altera_reserved_tck}
-#set_clock_groups -asynchronous -group {altera_reserved_tck}
-
-#**************************************************************
-# Set TCL Path Variables
-#**************************************************************
-
-set nios_system_nios2_processor nios_system_nios2_processor:*
-set nios_system_nios2_processor_oci nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci
-set nios_system_nios2_processor_oci_break nios_system_nios2_processor_nios2_oci_break:the_nios_system_nios2_processor_nios2_oci_break
-set nios_system_nios2_processor_ocimem nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem
-set nios_system_nios2_processor_oci_debug nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug
-set nios_system_nios2_processor_wrapper nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper
-set nios_system_nios2_processor_jtag_tck nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck
-set nios_system_nios2_processor_jtag_sysclk nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk
-set nios_system_nios2_processor_oci_path [format "%s|%s" $nios_system_nios2_processor $nios_system_nios2_processor_oci]
-set nios_system_nios2_processor_oci_break_path [format "%s|%s" $nios_system_nios2_processor_oci_path $nios_system_nios2_processor_oci_break]
-set nios_system_nios2_processor_ocimem_path [format "%s|%s" $nios_system_nios2_processor_oci_path $nios_system_nios2_processor_ocimem]
-set nios_system_nios2_processor_oci_debug_path [format "%s|%s" $nios_system_nios2_processor_oci_path $nios_system_nios2_processor_oci_debug]
-set nios_system_nios2_processor_jtag_tck_path [format "%s|%s|%s" $nios_system_nios2_processor_oci_path $nios_system_nios2_processor_wrapper $nios_system_nios2_processor_jtag_tck]
-set nios_system_nios2_processor_jtag_sysclk_path [format "%s|%s|%s" $nios_system_nios2_processor_oci_path $nios_system_nios2_processor_wrapper $nios_system_nios2_processor_jtag_sysclk]
-set nios_system_nios2_processor_jtag_sr [format "%s|*sr" $nios_system_nios2_processor_jtag_tck_path]
-
-#**************************************************************
-# Set False Paths
-#**************************************************************
-
-set_false_path -from [get_keepers *$nios_system_nios2_processor_oci_break_path|break_readreg*] -to [get_keepers *$nios_system_nios2_processor_jtag_sr*]
-set_false_path -from [get_keepers *$nios_system_nios2_processor_oci_debug_path|*resetlatch] -to [get_keepers *$nios_system_nios2_processor_jtag_sr[33]]
-set_false_path -from [get_keepers *$nios_system_nios2_processor_oci_debug_path|monitor_ready] -to [get_keepers *$nios_system_nios2_processor_jtag_sr[0]]
-set_false_path -from [get_keepers *$nios_system_nios2_processor_oci_debug_path|monitor_error] -to [get_keepers *$nios_system_nios2_processor_jtag_sr[34]]
-set_false_path -from [get_keepers *$nios_system_nios2_processor_ocimem_path|*MonDReg*] -to [get_keepers *$nios_system_nios2_processor_jtag_sr*]
-set_false_path -from *$nios_system_nios2_processor_jtag_sr* -to *$nios_system_nios2_processor_jtag_sysclk_path|*jdo*
-set_false_path -from sld_hub:*|irf_reg* -to *$nios_system_nios2_processor_jtag_sysclk_path|ir*
-set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_system_nios2_processor_oci_debug_path|monitor_go
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor.v b/db/ip/nios_system/submodules/nios_system_nios2_processor.v
deleted file mode 100644
index 7e8e063..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor.v
+++ /dev/null
@@ -1,5672 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_register_bank_a_module (
- // inputs:
- clock,
- data,
- rdaddress,
- wraddress,
- wren,
-
- // outputs:
- q
- )
-;
-
- parameter lpm_file = "UNUSED";
-
-
- output [ 31: 0] q;
- input clock;
- input [ 31: 0] data;
- input [ 4: 0] rdaddress;
- input [ 4: 0] wraddress;
- input wren;
-
- wire [ 31: 0] q;
- wire [ 31: 0] ram_q;
- assign q = ram_q;
- altsyncram the_altsyncram
- (
- .address_a (wraddress),
- .address_b (rdaddress),
- .clock0 (clock),
- .data_a (data),
- .q_b (ram_q),
- .wren_a (wren)
- );
-
- defparam the_altsyncram.address_reg_b = "CLOCK0",
- the_altsyncram.init_file = lpm_file,
- the_altsyncram.maximum_depth = 0,
- the_altsyncram.numwords_a = 32,
- the_altsyncram.numwords_b = 32,
- the_altsyncram.operation_mode = "DUAL_PORT",
- the_altsyncram.outdata_reg_b = "UNREGISTERED",
- the_altsyncram.ram_block_type = "AUTO",
- the_altsyncram.rdcontrol_reg_b = "CLOCK0",
- the_altsyncram.read_during_write_mode_mixed_ports = "DONT_CARE",
- the_altsyncram.width_a = 32,
- the_altsyncram.width_b = 32,
- the_altsyncram.widthad_a = 5,
- the_altsyncram.widthad_b = 5;
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_register_bank_b_module (
- // inputs:
- clock,
- data,
- rdaddress,
- wraddress,
- wren,
-
- // outputs:
- q
- )
-;
-
- parameter lpm_file = "UNUSED";
-
-
- output [ 31: 0] q;
- input clock;
- input [ 31: 0] data;
- input [ 4: 0] rdaddress;
- input [ 4: 0] wraddress;
- input wren;
-
- wire [ 31: 0] q;
- wire [ 31: 0] ram_q;
- assign q = ram_q;
- altsyncram the_altsyncram
- (
- .address_a (wraddress),
- .address_b (rdaddress),
- .clock0 (clock),
- .data_a (data),
- .q_b (ram_q),
- .wren_a (wren)
- );
-
- defparam the_altsyncram.address_reg_b = "CLOCK0",
- the_altsyncram.init_file = lpm_file,
- the_altsyncram.maximum_depth = 0,
- the_altsyncram.numwords_a = 32,
- the_altsyncram.numwords_b = 32,
- the_altsyncram.operation_mode = "DUAL_PORT",
- the_altsyncram.outdata_reg_b = "UNREGISTERED",
- the_altsyncram.ram_block_type = "AUTO",
- the_altsyncram.rdcontrol_reg_b = "CLOCK0",
- the_altsyncram.read_during_write_mode_mixed_ports = "DONT_CARE",
- the_altsyncram.width_a = 32,
- the_altsyncram.width_b = 32,
- the_altsyncram.widthad_a = 5,
- the_altsyncram.widthad_b = 5;
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_debug (
- // inputs:
- clk,
- dbrk_break,
- debugreq,
- hbreak_enabled,
- jdo,
- jrst_n,
- ocireg_ers,
- ocireg_mrs,
- reset,
- st_ready_test_idle,
- take_action_ocimem_a,
- take_action_ocireg,
- xbrk_break,
-
- // outputs:
- debugack,
- monitor_error,
- monitor_go,
- monitor_ready,
- oci_hbreak_req,
- resetlatch,
- resetrequest
- )
-;
-
- output debugack;
- output monitor_error;
- output monitor_go;
- output monitor_ready;
- output oci_hbreak_req;
- output resetlatch;
- output resetrequest;
- input clk;
- input dbrk_break;
- input debugreq;
- input hbreak_enabled;
- input [ 37: 0] jdo;
- input jrst_n;
- input ocireg_ers;
- input ocireg_mrs;
- input reset;
- input st_ready_test_idle;
- input take_action_ocimem_a;
- input take_action_ocireg;
- input xbrk_break;
-
- reg break_on_reset /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- wire debugack;
- reg jtag_break /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg monitor_error /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D101" */;
- reg monitor_go /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D101" */;
- reg monitor_ready /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D101" */;
- wire oci_hbreak_req;
- wire reset_sync;
- reg resetlatch /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg resetrequest /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- wire unxcomplemented_resetxx0;
- assign unxcomplemented_resetxx0 = jrst_n;
- altera_std_synchronizer the_altera_std_synchronizer
- (
- .clk (clk),
- .din (reset),
- .dout (reset_sync),
- .reset_n (unxcomplemented_resetxx0)
- );
-
- defparam the_altera_std_synchronizer.depth = 2;
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- break_on_reset <= 1'b0;
- resetrequest <= 1'b0;
- jtag_break <= 1'b0;
- end
- else if (take_action_ocimem_a)
- begin
- resetrequest <= jdo[22];
- jtag_break <= jdo[21] ? 1
- : jdo[20] ? 0
- : jtag_break;
-
- break_on_reset <= jdo[19] ? 1
- : jdo[18] ? 0
- : break_on_reset;
-
- resetlatch <= jdo[24] ? 0 : resetlatch;
- end
- else if (reset_sync)
- begin
- jtag_break <= break_on_reset;
- resetlatch <= 1;
- end
- else if (debugreq & ~debugack & break_on_reset)
- jtag_break <= 1'b1;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- monitor_ready <= 1'b0;
- monitor_error <= 1'b0;
- monitor_go <= 1'b0;
- end
- else
- begin
- if (take_action_ocimem_a && jdo[25])
- monitor_ready <= 1'b0;
- else if (take_action_ocireg && ocireg_mrs)
- monitor_ready <= 1'b1;
- if (take_action_ocimem_a && jdo[25])
- monitor_error <= 1'b0;
- else if (take_action_ocireg && ocireg_ers)
- monitor_error <= 1'b1;
- if (take_action_ocimem_a && jdo[23])
- monitor_go <= 1'b1;
- else if (st_ready_test_idle)
- monitor_go <= 1'b0;
- end
- end
-
-
- assign oci_hbreak_req = jtag_break | dbrk_break | xbrk_break | debugreq;
- assign debugack = ~hbreak_enabled;
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_ociram_sp_ram_module (
- // inputs:
- address,
- byteenable,
- clock,
- data,
- wren,
-
- // outputs:
- q
- )
-;
-
- parameter lpm_file = "UNUSED";
-
-
- output [ 31: 0] q;
- input [ 7: 0] address;
- input [ 3: 0] byteenable;
- input clock;
- input [ 31: 0] data;
- input wren;
-
- wire [ 31: 0] q;
- wire [ 31: 0] ram_q;
- assign q = ram_q;
- altsyncram the_altsyncram
- (
- .address_a (address),
- .byteena_a (byteenable),
- .clock0 (clock),
- .data_a (data),
- .q_a (ram_q),
- .wren_a (wren)
- );
-
- defparam the_altsyncram.init_file = lpm_file,
- the_altsyncram.maximum_depth = 0,
- the_altsyncram.numwords_a = 256,
- the_altsyncram.operation_mode = "SINGLE_PORT",
- the_altsyncram.outdata_reg_a = "UNREGISTERED",
- the_altsyncram.ram_block_type = "AUTO",
- the_altsyncram.width_a = 32,
- the_altsyncram.width_byteena_a = 4,
- the_altsyncram.widthad_a = 8;
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_ocimem (
- // inputs:
- address,
- byteenable,
- clk,
- debugaccess,
- jdo,
- jrst_n,
- read,
- take_action_ocimem_a,
- take_action_ocimem_b,
- take_no_action_ocimem_a,
- write,
- writedata,
-
- // outputs:
- MonDReg,
- ociram_readdata,
- waitrequest
- )
-;
-
- output [ 31: 0] MonDReg;
- output [ 31: 0] ociram_readdata;
- output waitrequest;
- input [ 8: 0] address;
- input [ 3: 0] byteenable;
- input clk;
- input debugaccess;
- input [ 37: 0] jdo;
- input jrst_n;
- input read;
- input take_action_ocimem_a;
- input take_action_ocimem_b;
- input take_no_action_ocimem_a;
- input write;
- input [ 31: 0] writedata;
-
- reg [ 10: 0] MonAReg /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire [ 8: 0] MonARegAddrInc;
- wire MonARegAddrIncAccessingRAM;
- reg [ 31: 0] MonDReg /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- reg avalon_ociram_readdata_ready /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire avalon_ram_wr;
- wire [ 31: 0] cfgrom_readdata;
- reg jtag_ram_access /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- reg jtag_ram_rd /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- reg jtag_ram_rd_d1 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- reg jtag_ram_wr /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- reg jtag_rd /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- reg jtag_rd_d1 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire [ 7: 0] ociram_addr;
- wire [ 3: 0] ociram_byteenable;
- wire [ 31: 0] ociram_readdata;
- wire [ 31: 0] ociram_wr_data;
- wire ociram_wr_en;
- reg waitrequest /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- jtag_rd <= 1'b0;
- jtag_rd_d1 <= 1'b0;
- jtag_ram_wr <= 1'b0;
- jtag_ram_rd <= 1'b0;
- jtag_ram_rd_d1 <= 1'b0;
- jtag_ram_access <= 1'b0;
- MonAReg <= 0;
- MonDReg <= 0;
- waitrequest <= 1'b1;
- avalon_ociram_readdata_ready <= 1'b0;
- end
- else
- begin
- if (take_no_action_ocimem_a)
- begin
- MonAReg[10 : 2] <= MonARegAddrInc;
- jtag_rd <= 1'b1;
- jtag_ram_rd <= MonARegAddrIncAccessingRAM;
- jtag_ram_access <= MonARegAddrIncAccessingRAM;
- end
- else if (take_action_ocimem_a)
- begin
- MonAReg[10 : 2] <= { jdo[17],
- jdo[33 : 26] };
-
- jtag_rd <= 1'b1;
- jtag_ram_rd <= ~jdo[17];
- jtag_ram_access <= ~jdo[17];
- end
- else if (take_action_ocimem_b)
- begin
- MonAReg[10 : 2] <= MonARegAddrInc;
- MonDReg <= jdo[34 : 3];
- jtag_ram_wr <= MonARegAddrIncAccessingRAM;
- jtag_ram_access <= MonARegAddrIncAccessingRAM;
- end
- else
- begin
- jtag_rd <= 0;
- jtag_ram_wr <= 0;
- jtag_ram_rd <= 0;
- jtag_ram_access <= 0;
- if (jtag_rd_d1)
- MonDReg <= jtag_ram_rd_d1 ? ociram_readdata : cfgrom_readdata;
- end
- jtag_rd_d1 <= jtag_rd;
- jtag_ram_rd_d1 <= jtag_ram_rd;
- if (~waitrequest)
- begin
- waitrequest <= 1'b1;
- avalon_ociram_readdata_ready <= 1'b0;
- end
- else if (write)
- waitrequest <= ~address[8] & jtag_ram_access;
- else if (read)
- begin
- avalon_ociram_readdata_ready <= ~(~address[8] & jtag_ram_access);
- waitrequest <= ~avalon_ociram_readdata_ready;
- end
- else
- begin
- waitrequest <= 1'b1;
- avalon_ociram_readdata_ready <= 1'b0;
- end
- end
- end
-
-
- assign MonARegAddrInc = MonAReg[10 : 2]+1;
- assign MonARegAddrIncAccessingRAM = ~MonARegAddrInc[8];
- assign avalon_ram_wr = write & ~address[8] & debugaccess;
- assign ociram_addr = jtag_ram_access ? MonAReg[9 : 2] : address[7 : 0];
- assign ociram_wr_data = jtag_ram_access ? MonDReg[31 : 0] : writedata;
- assign ociram_byteenable = jtag_ram_access ? 4'b1111 : byteenable;
- assign ociram_wr_en = jtag_ram_wr | avalon_ram_wr;
-//nios_system_nios2_processor_ociram_sp_ram, which is an nios_sp_ram
-nios_system_nios2_processor_ociram_sp_ram_module nios_system_nios2_processor_ociram_sp_ram
- (
- .address (ociram_addr),
- .byteenable (ociram_byteenable),
- .clock (clk),
- .data (ociram_wr_data),
- .q (ociram_readdata),
- .wren (ociram_wr_en)
- );
-
-//synthesis translate_off
-`ifdef NO_PLI
-defparam nios_system_nios2_processor_ociram_sp_ram.lpm_file = "nios_system_nios2_processor_ociram_default_contents.dat";
-`else
-defparam nios_system_nios2_processor_ociram_sp_ram.lpm_file = "nios_system_nios2_processor_ociram_default_contents.hex";
-`endif
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-//defparam nios_system_nios2_processor_ociram_sp_ram.lpm_file = "nios_system_nios2_processor_ociram_default_contents.mif";
-//synthesis read_comments_as_HDL off
- assign cfgrom_readdata = (MonAReg[4 : 2] == 3'd0)? 32'h00000020 :
- (MonAReg[4 : 2] == 3'd1)? 32'h00001313 :
- (MonAReg[4 : 2] == 3'd2)? 32'h00040000 :
- (MonAReg[4 : 2] == 3'd3)? 32'h00000000 :
- (MonAReg[4 : 2] == 3'd4)? 32'h20000000 :
- (MonAReg[4 : 2] == 3'd5)? 32'h00000000 :
- (MonAReg[4 : 2] == 3'd6)? 32'h00000000 :
- 32'h00000000;
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_avalon_reg (
- // inputs:
- address,
- clk,
- debugaccess,
- monitor_error,
- monitor_go,
- monitor_ready,
- reset_n,
- write,
- writedata,
-
- // outputs:
- oci_ienable,
- oci_reg_readdata,
- oci_single_step_mode,
- ocireg_ers,
- ocireg_mrs,
- take_action_ocireg
- )
-;
-
- output [ 31: 0] oci_ienable;
- output [ 31: 0] oci_reg_readdata;
- output oci_single_step_mode;
- output ocireg_ers;
- output ocireg_mrs;
- output take_action_ocireg;
- input [ 8: 0] address;
- input clk;
- input debugaccess;
- input monitor_error;
- input monitor_go;
- input monitor_ready;
- input reset_n;
- input write;
- input [ 31: 0] writedata;
-
- reg [ 31: 0] oci_ienable;
- wire oci_reg_00_addressed;
- wire oci_reg_01_addressed;
- wire [ 31: 0] oci_reg_readdata;
- reg oci_single_step_mode;
- wire ocireg_ers;
- wire ocireg_mrs;
- wire ocireg_sstep;
- wire take_action_oci_intr_mask_reg;
- wire take_action_ocireg;
- wire write_strobe;
- assign oci_reg_00_addressed = address == 9'h100;
- assign oci_reg_01_addressed = address == 9'h101;
- assign write_strobe = write & debugaccess;
- assign take_action_ocireg = write_strobe & oci_reg_00_addressed;
- assign take_action_oci_intr_mask_reg = write_strobe & oci_reg_01_addressed;
- assign ocireg_ers = writedata[1];
- assign ocireg_mrs = writedata[0];
- assign ocireg_sstep = writedata[3];
- assign oci_reg_readdata = oci_reg_00_addressed ? {28'b0, oci_single_step_mode, monitor_go,
- monitor_ready, monitor_error} :
- oci_reg_01_addressed ? oci_ienable :
- 32'b0;
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- oci_single_step_mode <= 1'b0;
- else if (take_action_ocireg)
- oci_single_step_mode <= ocireg_sstep;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- oci_ienable <= 32'b00000000000000000000000000100000;
- else if (take_action_oci_intr_mask_reg)
- oci_ienable <= writedata | ~(32'b00000000000000000000000000100000);
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_break (
- // inputs:
- clk,
- dbrk_break,
- dbrk_goto0,
- dbrk_goto1,
- jdo,
- jrst_n,
- reset_n,
- take_action_break_a,
- take_action_break_b,
- take_action_break_c,
- take_no_action_break_a,
- take_no_action_break_b,
- take_no_action_break_c,
- xbrk_goto0,
- xbrk_goto1,
-
- // outputs:
- break_readreg,
- dbrk_hit0_latch,
- dbrk_hit1_latch,
- dbrk_hit2_latch,
- dbrk_hit3_latch,
- trigbrktype,
- trigger_state_0,
- trigger_state_1,
- xbrk_ctrl0,
- xbrk_ctrl1,
- xbrk_ctrl2,
- xbrk_ctrl3
- )
-;
-
- output [ 31: 0] break_readreg;
- output dbrk_hit0_latch;
- output dbrk_hit1_latch;
- output dbrk_hit2_latch;
- output dbrk_hit3_latch;
- output trigbrktype;
- output trigger_state_0;
- output trigger_state_1;
- output [ 7: 0] xbrk_ctrl0;
- output [ 7: 0] xbrk_ctrl1;
- output [ 7: 0] xbrk_ctrl2;
- output [ 7: 0] xbrk_ctrl3;
- input clk;
- input dbrk_break;
- input dbrk_goto0;
- input dbrk_goto1;
- input [ 37: 0] jdo;
- input jrst_n;
- input reset_n;
- input take_action_break_a;
- input take_action_break_b;
- input take_action_break_c;
- input take_no_action_break_a;
- input take_no_action_break_b;
- input take_no_action_break_c;
- input xbrk_goto0;
- input xbrk_goto1;
-
- wire [ 3: 0] break_a_wpr;
- wire [ 1: 0] break_a_wpr_high_bits;
- wire [ 1: 0] break_a_wpr_low_bits;
- wire [ 1: 0] break_b_rr;
- wire [ 1: 0] break_c_rr;
- reg [ 31: 0] break_readreg /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- wire dbrk0_high_value;
- wire dbrk0_low_value;
- wire dbrk1_high_value;
- wire dbrk1_low_value;
- wire dbrk2_high_value;
- wire dbrk2_low_value;
- wire dbrk3_high_value;
- wire dbrk3_low_value;
- wire dbrk_hit0_latch;
- wire dbrk_hit1_latch;
- wire dbrk_hit2_latch;
- wire dbrk_hit3_latch;
- wire take_action_any_break;
- reg trigbrktype /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg trigger_state;
- wire trigger_state_0;
- wire trigger_state_1;
- wire [ 31: 0] xbrk0_value;
- wire [ 31: 0] xbrk1_value;
- wire [ 31: 0] xbrk2_value;
- wire [ 31: 0] xbrk3_value;
- reg [ 7: 0] xbrk_ctrl0 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg [ 7: 0] xbrk_ctrl1 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg [ 7: 0] xbrk_ctrl2 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg [ 7: 0] xbrk_ctrl3 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- assign break_a_wpr = jdo[35 : 32];
- assign break_a_wpr_high_bits = break_a_wpr[3 : 2];
- assign break_a_wpr_low_bits = break_a_wpr[1 : 0];
- assign break_b_rr = jdo[33 : 32];
- assign break_c_rr = jdo[33 : 32];
- assign take_action_any_break = take_action_break_a | take_action_break_b | take_action_break_c;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- xbrk_ctrl0 <= 0;
- xbrk_ctrl1 <= 0;
- xbrk_ctrl2 <= 0;
- xbrk_ctrl3 <= 0;
- trigbrktype <= 0;
- end
- else
- begin
- if (take_action_any_break)
- trigbrktype <= 0;
- else if (dbrk_break)
- trigbrktype <= 1;
- if (take_action_break_b)
- begin
- if ((break_b_rr == 2'b00) && (0 >= 1))
- begin
- xbrk_ctrl0[0] <= jdo[27];
- xbrk_ctrl0[1] <= jdo[28];
- xbrk_ctrl0[2] <= jdo[29];
- xbrk_ctrl0[3] <= jdo[30];
- xbrk_ctrl0[4] <= jdo[21];
- xbrk_ctrl0[5] <= jdo[20];
- xbrk_ctrl0[6] <= jdo[19];
- xbrk_ctrl0[7] <= jdo[18];
- end
- if ((break_b_rr == 2'b01) && (0 >= 2))
- begin
- xbrk_ctrl1[0] <= jdo[27];
- xbrk_ctrl1[1] <= jdo[28];
- xbrk_ctrl1[2] <= jdo[29];
- xbrk_ctrl1[3] <= jdo[30];
- xbrk_ctrl1[4] <= jdo[21];
- xbrk_ctrl1[5] <= jdo[20];
- xbrk_ctrl1[6] <= jdo[19];
- xbrk_ctrl1[7] <= jdo[18];
- end
- if ((break_b_rr == 2'b10) && (0 >= 3))
- begin
- xbrk_ctrl2[0] <= jdo[27];
- xbrk_ctrl2[1] <= jdo[28];
- xbrk_ctrl2[2] <= jdo[29];
- xbrk_ctrl2[3] <= jdo[30];
- xbrk_ctrl2[4] <= jdo[21];
- xbrk_ctrl2[5] <= jdo[20];
- xbrk_ctrl2[6] <= jdo[19];
- xbrk_ctrl2[7] <= jdo[18];
- end
- if ((break_b_rr == 2'b11) && (0 >= 4))
- begin
- xbrk_ctrl3[0] <= jdo[27];
- xbrk_ctrl3[1] <= jdo[28];
- xbrk_ctrl3[2] <= jdo[29];
- xbrk_ctrl3[3] <= jdo[30];
- xbrk_ctrl3[4] <= jdo[21];
- xbrk_ctrl3[5] <= jdo[20];
- xbrk_ctrl3[6] <= jdo[19];
- xbrk_ctrl3[7] <= jdo[18];
- end
- end
- end
- end
-
-
- assign dbrk_hit0_latch = 1'b0;
- assign dbrk0_low_value = 0;
- assign dbrk0_high_value = 0;
- assign dbrk_hit1_latch = 1'b0;
- assign dbrk1_low_value = 0;
- assign dbrk1_high_value = 0;
- assign dbrk_hit2_latch = 1'b0;
- assign dbrk2_low_value = 0;
- assign dbrk2_high_value = 0;
- assign dbrk_hit3_latch = 1'b0;
- assign dbrk3_low_value = 0;
- assign dbrk3_high_value = 0;
- assign xbrk0_value = 32'b0;
- assign xbrk1_value = 32'b0;
- assign xbrk2_value = 32'b0;
- assign xbrk3_value = 32'b0;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- break_readreg <= 32'b0;
- else if (take_action_any_break)
- break_readreg <= jdo[31 : 0];
- else if (take_no_action_break_a)
- case (break_a_wpr_high_bits)
-
- 2'd0: begin
- case (break_a_wpr_low_bits) // synthesis full_case
-
- 2'd0: begin
- break_readreg <= xbrk0_value;
- end // 2'd0
-
- 2'd1: begin
- break_readreg <= xbrk1_value;
- end // 2'd1
-
- 2'd2: begin
- break_readreg <= xbrk2_value;
- end // 2'd2
-
- 2'd3: begin
- break_readreg <= xbrk3_value;
- end // 2'd3
-
- endcase // break_a_wpr_low_bits
- end // 2'd0
-
- 2'd1: begin
- break_readreg <= 32'b0;
- end // 2'd1
-
- 2'd2: begin
- case (break_a_wpr_low_bits) // synthesis full_case
-
- 2'd0: begin
- break_readreg <= dbrk0_low_value;
- end // 2'd0
-
- 2'd1: begin
- break_readreg <= dbrk1_low_value;
- end // 2'd1
-
- 2'd2: begin
- break_readreg <= dbrk2_low_value;
- end // 2'd2
-
- 2'd3: begin
- break_readreg <= dbrk3_low_value;
- end // 2'd3
-
- endcase // break_a_wpr_low_bits
- end // 2'd2
-
- 2'd3: begin
- case (break_a_wpr_low_bits) // synthesis full_case
-
- 2'd0: begin
- break_readreg <= dbrk0_high_value;
- end // 2'd0
-
- 2'd1: begin
- break_readreg <= dbrk1_high_value;
- end // 2'd1
-
- 2'd2: begin
- break_readreg <= dbrk2_high_value;
- end // 2'd2
-
- 2'd3: begin
- break_readreg <= dbrk3_high_value;
- end // 2'd3
-
- endcase // break_a_wpr_low_bits
- end // 2'd3
-
- endcase // break_a_wpr_high_bits
- else if (take_no_action_break_b)
- break_readreg <= jdo[31 : 0];
- else if (take_no_action_break_c)
- break_readreg <= jdo[31 : 0];
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- trigger_state <= 0;
- else if (trigger_state_1 & (xbrk_goto0 | dbrk_goto0))
- trigger_state <= 0;
- else if (trigger_state_0 & (xbrk_goto1 | dbrk_goto1))
- trigger_state <= -1;
- end
-
-
- assign trigger_state_0 = ~trigger_state;
- assign trigger_state_1 = trigger_state;
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_xbrk (
- // inputs:
- D_valid,
- E_valid,
- F_pc,
- clk,
- reset_n,
- trigger_state_0,
- trigger_state_1,
- xbrk_ctrl0,
- xbrk_ctrl1,
- xbrk_ctrl2,
- xbrk_ctrl3,
-
- // outputs:
- xbrk_break,
- xbrk_goto0,
- xbrk_goto1,
- xbrk_traceoff,
- xbrk_traceon,
- xbrk_trigout
- )
-;
-
- output xbrk_break;
- output xbrk_goto0;
- output xbrk_goto1;
- output xbrk_traceoff;
- output xbrk_traceon;
- output xbrk_trigout;
- input D_valid;
- input E_valid;
- input [ 16: 0] F_pc;
- input clk;
- input reset_n;
- input trigger_state_0;
- input trigger_state_1;
- input [ 7: 0] xbrk_ctrl0;
- input [ 7: 0] xbrk_ctrl1;
- input [ 7: 0] xbrk_ctrl2;
- input [ 7: 0] xbrk_ctrl3;
-
- wire D_cpu_addr_en;
- wire E_cpu_addr_en;
- reg E_xbrk_goto0;
- reg E_xbrk_goto1;
- reg E_xbrk_traceoff;
- reg E_xbrk_traceon;
- reg E_xbrk_trigout;
- wire [ 18: 0] cpu_i_address;
- wire xbrk0_armed;
- wire xbrk0_break_hit;
- wire xbrk0_goto0_hit;
- wire xbrk0_goto1_hit;
- wire xbrk0_toff_hit;
- wire xbrk0_ton_hit;
- wire xbrk0_tout_hit;
- wire xbrk1_armed;
- wire xbrk1_break_hit;
- wire xbrk1_goto0_hit;
- wire xbrk1_goto1_hit;
- wire xbrk1_toff_hit;
- wire xbrk1_ton_hit;
- wire xbrk1_tout_hit;
- wire xbrk2_armed;
- wire xbrk2_break_hit;
- wire xbrk2_goto0_hit;
- wire xbrk2_goto1_hit;
- wire xbrk2_toff_hit;
- wire xbrk2_ton_hit;
- wire xbrk2_tout_hit;
- wire xbrk3_armed;
- wire xbrk3_break_hit;
- wire xbrk3_goto0_hit;
- wire xbrk3_goto1_hit;
- wire xbrk3_toff_hit;
- wire xbrk3_ton_hit;
- wire xbrk3_tout_hit;
- reg xbrk_break;
- wire xbrk_break_hit;
- wire xbrk_goto0;
- wire xbrk_goto0_hit;
- wire xbrk_goto1;
- wire xbrk_goto1_hit;
- wire xbrk_toff_hit;
- wire xbrk_ton_hit;
- wire xbrk_tout_hit;
- wire xbrk_traceoff;
- wire xbrk_traceon;
- wire xbrk_trigout;
- assign cpu_i_address = {F_pc, 2'b00};
- assign D_cpu_addr_en = D_valid;
- assign E_cpu_addr_en = E_valid;
- assign xbrk0_break_hit = 0;
- assign xbrk0_ton_hit = 0;
- assign xbrk0_toff_hit = 0;
- assign xbrk0_tout_hit = 0;
- assign xbrk0_goto0_hit = 0;
- assign xbrk0_goto1_hit = 0;
- assign xbrk1_break_hit = 0;
- assign xbrk1_ton_hit = 0;
- assign xbrk1_toff_hit = 0;
- assign xbrk1_tout_hit = 0;
- assign xbrk1_goto0_hit = 0;
- assign xbrk1_goto1_hit = 0;
- assign xbrk2_break_hit = 0;
- assign xbrk2_ton_hit = 0;
- assign xbrk2_toff_hit = 0;
- assign xbrk2_tout_hit = 0;
- assign xbrk2_goto0_hit = 0;
- assign xbrk2_goto1_hit = 0;
- assign xbrk3_break_hit = 0;
- assign xbrk3_ton_hit = 0;
- assign xbrk3_toff_hit = 0;
- assign xbrk3_tout_hit = 0;
- assign xbrk3_goto0_hit = 0;
- assign xbrk3_goto1_hit = 0;
- assign xbrk_break_hit = (xbrk0_break_hit) | (xbrk1_break_hit) | (xbrk2_break_hit) | (xbrk3_break_hit);
- assign xbrk_ton_hit = (xbrk0_ton_hit) | (xbrk1_ton_hit) | (xbrk2_ton_hit) | (xbrk3_ton_hit);
- assign xbrk_toff_hit = (xbrk0_toff_hit) | (xbrk1_toff_hit) | (xbrk2_toff_hit) | (xbrk3_toff_hit);
- assign xbrk_tout_hit = (xbrk0_tout_hit) | (xbrk1_tout_hit) | (xbrk2_tout_hit) | (xbrk3_tout_hit);
- assign xbrk_goto0_hit = (xbrk0_goto0_hit) | (xbrk1_goto0_hit) | (xbrk2_goto0_hit) | (xbrk3_goto0_hit);
- assign xbrk_goto1_hit = (xbrk0_goto1_hit) | (xbrk1_goto1_hit) | (xbrk2_goto1_hit) | (xbrk3_goto1_hit);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- xbrk_break <= 0;
- else if (E_cpu_addr_en)
- xbrk_break <= xbrk_break_hit;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_xbrk_traceon <= 0;
- else if (E_cpu_addr_en)
- E_xbrk_traceon <= xbrk_ton_hit;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_xbrk_traceoff <= 0;
- else if (E_cpu_addr_en)
- E_xbrk_traceoff <= xbrk_toff_hit;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_xbrk_trigout <= 0;
- else if (E_cpu_addr_en)
- E_xbrk_trigout <= xbrk_tout_hit;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_xbrk_goto0 <= 0;
- else if (E_cpu_addr_en)
- E_xbrk_goto0 <= xbrk_goto0_hit;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_xbrk_goto1 <= 0;
- else if (E_cpu_addr_en)
- E_xbrk_goto1 <= xbrk_goto1_hit;
- end
-
-
- assign xbrk_traceon = 1'b0;
- assign xbrk_traceoff = 1'b0;
- assign xbrk_trigout = 1'b0;
- assign xbrk_goto0 = 1'b0;
- assign xbrk_goto1 = 1'b0;
- assign xbrk0_armed = (xbrk_ctrl0[4] & trigger_state_0) ||
- (xbrk_ctrl0[5] & trigger_state_1);
-
- assign xbrk1_armed = (xbrk_ctrl1[4] & trigger_state_0) ||
- (xbrk_ctrl1[5] & trigger_state_1);
-
- assign xbrk2_armed = (xbrk_ctrl2[4] & trigger_state_0) ||
- (xbrk_ctrl2[5] & trigger_state_1);
-
- assign xbrk3_armed = (xbrk_ctrl3[4] & trigger_state_0) ||
- (xbrk_ctrl3[5] & trigger_state_1);
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_dbrk (
- // inputs:
- E_st_data,
- av_ld_data_aligned_filtered,
- clk,
- d_address,
- d_read,
- d_waitrequest,
- d_write,
- debugack,
- reset_n,
-
- // outputs:
- cpu_d_address,
- cpu_d_read,
- cpu_d_readdata,
- cpu_d_wait,
- cpu_d_write,
- cpu_d_writedata,
- dbrk_break,
- dbrk_goto0,
- dbrk_goto1,
- dbrk_traceme,
- dbrk_traceoff,
- dbrk_traceon,
- dbrk_trigout
- )
-;
-
- output [ 18: 0] cpu_d_address;
- output cpu_d_read;
- output [ 31: 0] cpu_d_readdata;
- output cpu_d_wait;
- output cpu_d_write;
- output [ 31: 0] cpu_d_writedata;
- output dbrk_break;
- output dbrk_goto0;
- output dbrk_goto1;
- output dbrk_traceme;
- output dbrk_traceoff;
- output dbrk_traceon;
- output dbrk_trigout;
- input [ 31: 0] E_st_data;
- input [ 31: 0] av_ld_data_aligned_filtered;
- input clk;
- input [ 18: 0] d_address;
- input d_read;
- input d_waitrequest;
- input d_write;
- input debugack;
- input reset_n;
-
- wire [ 18: 0] cpu_d_address;
- wire cpu_d_read;
- wire [ 31: 0] cpu_d_readdata;
- wire cpu_d_wait;
- wire cpu_d_write;
- wire [ 31: 0] cpu_d_writedata;
- wire dbrk0_armed;
- wire dbrk0_break_pulse;
- wire dbrk0_goto0;
- wire dbrk0_goto1;
- wire dbrk0_traceme;
- wire dbrk0_traceoff;
- wire dbrk0_traceon;
- wire dbrk0_trigout;
- wire dbrk1_armed;
- wire dbrk1_break_pulse;
- wire dbrk1_goto0;
- wire dbrk1_goto1;
- wire dbrk1_traceme;
- wire dbrk1_traceoff;
- wire dbrk1_traceon;
- wire dbrk1_trigout;
- wire dbrk2_armed;
- wire dbrk2_break_pulse;
- wire dbrk2_goto0;
- wire dbrk2_goto1;
- wire dbrk2_traceme;
- wire dbrk2_traceoff;
- wire dbrk2_traceon;
- wire dbrk2_trigout;
- wire dbrk3_armed;
- wire dbrk3_break_pulse;
- wire dbrk3_goto0;
- wire dbrk3_goto1;
- wire dbrk3_traceme;
- wire dbrk3_traceoff;
- wire dbrk3_traceon;
- wire dbrk3_trigout;
- reg dbrk_break;
- reg dbrk_break_pulse;
- wire [ 31: 0] dbrk_data;
- reg dbrk_goto0;
- reg dbrk_goto1;
- reg dbrk_traceme;
- reg dbrk_traceoff;
- reg dbrk_traceon;
- reg dbrk_trigout;
- assign cpu_d_address = d_address;
- assign cpu_d_readdata = av_ld_data_aligned_filtered;
- assign cpu_d_read = d_read;
- assign cpu_d_writedata = E_st_data;
- assign cpu_d_write = d_write;
- assign cpu_d_wait = d_waitrequest;
- assign dbrk_data = cpu_d_write ? cpu_d_writedata : cpu_d_readdata;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- dbrk_break <= 0;
- else
- dbrk_break <= dbrk_break ? ~debugack
- : dbrk_break_pulse;
-
- end
-
-
- assign dbrk0_armed = 1'b0;
- assign dbrk0_trigout = 1'b0;
- assign dbrk0_break_pulse = 1'b0;
- assign dbrk0_traceoff = 1'b0;
- assign dbrk0_traceon = 1'b0;
- assign dbrk0_traceme = 1'b0;
- assign dbrk0_goto0 = 1'b0;
- assign dbrk0_goto1 = 1'b0;
- assign dbrk1_armed = 1'b0;
- assign dbrk1_trigout = 1'b0;
- assign dbrk1_break_pulse = 1'b0;
- assign dbrk1_traceoff = 1'b0;
- assign dbrk1_traceon = 1'b0;
- assign dbrk1_traceme = 1'b0;
- assign dbrk1_goto0 = 1'b0;
- assign dbrk1_goto1 = 1'b0;
- assign dbrk2_armed = 1'b0;
- assign dbrk2_trigout = 1'b0;
- assign dbrk2_break_pulse = 1'b0;
- assign dbrk2_traceoff = 1'b0;
- assign dbrk2_traceon = 1'b0;
- assign dbrk2_traceme = 1'b0;
- assign dbrk2_goto0 = 1'b0;
- assign dbrk2_goto1 = 1'b0;
- assign dbrk3_armed = 1'b0;
- assign dbrk3_trigout = 1'b0;
- assign dbrk3_break_pulse = 1'b0;
- assign dbrk3_traceoff = 1'b0;
- assign dbrk3_traceon = 1'b0;
- assign dbrk3_traceme = 1'b0;
- assign dbrk3_goto0 = 1'b0;
- assign dbrk3_goto1 = 1'b0;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- dbrk_trigout <= 0;
- dbrk_break_pulse <= 0;
- dbrk_traceoff <= 0;
- dbrk_traceon <= 0;
- dbrk_traceme <= 0;
- dbrk_goto0 <= 0;
- dbrk_goto1 <= 0;
- end
- else
- begin
- dbrk_trigout <= dbrk0_trigout | dbrk1_trigout | dbrk2_trigout | dbrk3_trigout;
- dbrk_break_pulse <= dbrk0_break_pulse | dbrk1_break_pulse | dbrk2_break_pulse | dbrk3_break_pulse;
- dbrk_traceoff <= dbrk0_traceoff | dbrk1_traceoff | dbrk2_traceoff | dbrk3_traceoff;
- dbrk_traceon <= dbrk0_traceon | dbrk1_traceon | dbrk2_traceon | dbrk3_traceon;
- dbrk_traceme <= dbrk0_traceme | dbrk1_traceme | dbrk2_traceme | dbrk3_traceme;
- dbrk_goto0 <= dbrk0_goto0 | dbrk1_goto0 | dbrk2_goto0 | dbrk3_goto0;
- dbrk_goto1 <= dbrk0_goto1 | dbrk1_goto1 | dbrk2_goto1 | dbrk3_goto1;
- end
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_itrace (
- // inputs:
- clk,
- dbrk_traceoff,
- dbrk_traceon,
- jdo,
- jrst_n,
- take_action_tracectrl,
- trc_enb,
- xbrk_traceoff,
- xbrk_traceon,
- xbrk_wrap_traceoff,
-
- // outputs:
- dct_buffer,
- dct_count,
- itm,
- trc_ctrl,
- trc_on
- )
-;
-
- output [ 29: 0] dct_buffer;
- output [ 3: 0] dct_count;
- output [ 35: 0] itm;
- output [ 15: 0] trc_ctrl;
- output trc_on;
- input clk;
- input dbrk_traceoff;
- input dbrk_traceon;
- input [ 15: 0] jdo;
- input jrst_n;
- input take_action_tracectrl;
- input trc_enb;
- input xbrk_traceoff;
- input xbrk_traceon;
- input xbrk_wrap_traceoff;
-
- wire curr_pid;
- reg [ 29: 0] dct_buffer /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 1: 0] dct_code;
- reg [ 3: 0] dct_count /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire dct_is_taken;
- wire [ 31: 0] excaddr;
- wire instr_retired;
- wire is_advanced_exception;
- wire is_cond_dct;
- wire is_dct;
- wire is_exception_no_break;
- wire is_fast_tlb_miss_exception;
- wire is_idct;
- reg [ 35: 0] itm /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire not_in_debug_mode;
- reg pending_curr_pid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg [ 31: 0] pending_excaddr /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg pending_exctype /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg [ 3: 0] pending_frametype /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg pending_prev_pid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg prev_pid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg prev_pid_valid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire record_dct_outcome_in_sync;
- wire record_itrace;
- wire [ 31: 0] retired_pcb;
- reg snapped_curr_pid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg snapped_pid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg snapped_prev_pid /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 1: 0] sync_code;
- wire [ 6: 0] sync_interval;
- wire sync_pending;
- reg [ 6: 0] sync_timer /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 6: 0] sync_timer_next;
- reg trc_clear /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D101" */;
- wire [ 15: 0] trc_ctrl;
- reg [ 10: 0] trc_ctrl_reg /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire trc_on;
- assign is_cond_dct = 1'b0;
- assign is_dct = 1'b0;
- assign dct_is_taken = 1'b0;
- assign is_idct = 1'b0;
- assign retired_pcb = 32'b0;
- assign not_in_debug_mode = 1'b0;
- assign instr_retired = 1'b0;
- assign is_advanced_exception = 1'b0;
- assign is_exception_no_break = 1'b0;
- assign is_fast_tlb_miss_exception = 1'b0;
- assign curr_pid = 1'b0;
- assign excaddr = 32'b0;
- assign sync_code = trc_ctrl[3 : 2];
- assign sync_interval = { sync_code[1] & sync_code[0], 1'b0, sync_code[1] & ~sync_code[0], 1'b0, ~sync_code[1] & sync_code[0], 2'b00 };
- assign sync_pending = sync_timer == 0;
- assign record_dct_outcome_in_sync = dct_is_taken & sync_pending;
- assign sync_timer_next = sync_pending ? sync_timer : (sync_timer - 1);
- assign record_itrace = trc_on & trc_ctrl[4];
- assign dct_code = {is_cond_dct, dct_is_taken};
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- trc_clear <= 0;
- else
- trc_clear <= ~trc_enb &
- take_action_tracectrl & jdo[4];
-
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- itm <= 0;
- dct_buffer <= 0;
- dct_count <= 0;
- sync_timer <= 0;
- pending_frametype <= 4'b0000;
- pending_exctype <= 1'b0;
- pending_excaddr <= 0;
- prev_pid <= 0;
- prev_pid_valid <= 0;
- snapped_pid <= 0;
- snapped_curr_pid <= 0;
- snapped_prev_pid <= 0;
- pending_curr_pid <= 0;
- pending_prev_pid <= 0;
- end
- else if (trc_clear || (!0 && !0))
- begin
- itm <= 0;
- dct_buffer <= 0;
- dct_count <= 0;
- sync_timer <= 0;
- pending_frametype <= 4'b0000;
- pending_exctype <= 1'b0;
- pending_excaddr <= 0;
- prev_pid <= 0;
- prev_pid_valid <= 0;
- snapped_pid <= 0;
- snapped_curr_pid <= 0;
- snapped_prev_pid <= 0;
- pending_curr_pid <= 0;
- pending_prev_pid <= 0;
- end
- else
- begin
- if (!prev_pid_valid)
- begin
- prev_pid <= curr_pid;
- prev_pid_valid <= 1;
- end
- if ((curr_pid != prev_pid) & prev_pid_valid & !snapped_pid)
- begin
- snapped_pid <= 1;
- snapped_curr_pid <= curr_pid;
- snapped_prev_pid <= prev_pid;
- prev_pid <= curr_pid;
- prev_pid_valid <= 1;
- end
- if (instr_retired | is_advanced_exception)
- begin
- if (~record_itrace)
- pending_frametype <= 4'b1010;
- else if (is_exception_no_break)
- begin
- pending_frametype <= 4'b0010;
- pending_excaddr <= excaddr;
- if (is_fast_tlb_miss_exception)
- pending_exctype <= 1'b1;
- else
- pending_exctype <= 1'b0;
- end
- else if (is_idct)
- pending_frametype <= 4'b1001;
- else if (record_dct_outcome_in_sync)
- pending_frametype <= 4'b1000;
- else if (!is_dct & snapped_pid)
- begin
- pending_frametype <= 4'b0011;
- pending_curr_pid <= snapped_curr_pid;
- pending_prev_pid <= snapped_prev_pid;
- snapped_pid <= 0;
- end
- else
- pending_frametype <= 4'b0000;
- if ((dct_count != 0) &
- (~record_itrace |
- is_exception_no_break |
- is_idct |
- record_dct_outcome_in_sync |
- (!is_dct & snapped_pid)))
- begin
- itm <= {4'b0001, dct_buffer, 2'b00};
- dct_buffer <= 0;
- dct_count <= 0;
- sync_timer <= sync_timer_next;
- end
- else
- begin
- if (record_itrace & (is_dct & (dct_count != 4'd15)) & ~record_dct_outcome_in_sync & ~is_advanced_exception)
- begin
- dct_buffer <= {dct_code, dct_buffer[29 : 2]};
- dct_count <= dct_count + 1;
- end
- if (record_itrace & (pending_frametype == 4'b0010))
- itm <= {4'b0010, pending_excaddr[31 : 1], pending_exctype};
- else if (record_itrace & (
- (pending_frametype == 4'b1000) |
- (pending_frametype == 4'b1010) |
- (pending_frametype == 4'b1001)))
- begin
- itm <= {pending_frametype, retired_pcb};
- sync_timer <= sync_interval;
- if (0 &
- ((pending_frametype == 4'b1000) | (pending_frametype == 4'b1010)) &
- !snapped_pid & prev_pid_valid)
- begin
- snapped_pid <= 1;
- snapped_curr_pid <= curr_pid;
- snapped_prev_pid <= prev_pid;
- end
- end
- else if (record_itrace &
- 0 & (pending_frametype == 4'b0011))
- itm <= {4'b0011, 2'b00, pending_prev_pid, 2'b00, pending_curr_pid};
- else if (record_itrace & is_dct)
- begin
- if (dct_count == 4'd15)
- begin
- itm <= {4'b0001, dct_code, dct_buffer};
- dct_buffer <= 0;
- dct_count <= 0;
- sync_timer <= sync_timer_next;
- end
- else
- itm <= 4'b0000;
- end
- else
- itm <= {4'b0000, 32'b0};
- end
- end
- else
- itm <= {4'b0000, 32'b0};
- end
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- trc_ctrl_reg[0] <= 1'b0;
- trc_ctrl_reg[1] <= 1'b0;
- trc_ctrl_reg[3 : 2] <= 2'b00;
- trc_ctrl_reg[4] <= 1'b0;
- trc_ctrl_reg[7 : 5] <= 3'b000;
- trc_ctrl_reg[8] <= 0;
- trc_ctrl_reg[9] <= 1'b0;
- trc_ctrl_reg[10] <= 1'b0;
- end
- else if (take_action_tracectrl)
- begin
- trc_ctrl_reg[0] <= jdo[5];
- trc_ctrl_reg[1] <= jdo[6];
- trc_ctrl_reg[3 : 2] <= jdo[8 : 7];
- trc_ctrl_reg[4] <= jdo[9];
- trc_ctrl_reg[9] <= jdo[14];
- trc_ctrl_reg[10] <= jdo[2];
- if (0)
- trc_ctrl_reg[7 : 5] <= jdo[12 : 10];
- if (0 & 0)
- trc_ctrl_reg[8] <= jdo[13];
- end
- else if (xbrk_wrap_traceoff)
- begin
- trc_ctrl_reg[1] <= 0;
- trc_ctrl_reg[0] <= 0;
- end
- else if (dbrk_traceoff | xbrk_traceoff)
- trc_ctrl_reg[1] <= 0;
- else if (trc_ctrl_reg[0] &
- (dbrk_traceon | xbrk_traceon))
- trc_ctrl_reg[1] <= 1;
- end
-
-
- assign trc_ctrl = (0 || 0) ? {6'b000000, trc_ctrl_reg} : 0;
- assign trc_on = trc_ctrl[1] & (trc_ctrl[9] | not_in_debug_mode);
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_td_mode (
- // inputs:
- ctrl,
-
- // outputs:
- td_mode
- )
-;
-
- output [ 3: 0] td_mode;
- input [ 8: 0] ctrl;
-
- wire [ 2: 0] ctrl_bits_for_mux;
- reg [ 3: 0] td_mode;
- assign ctrl_bits_for_mux = ctrl[7 : 5];
- always @(ctrl_bits_for_mux)
- begin
- case (ctrl_bits_for_mux)
-
- 3'b000: begin
- td_mode = 4'b0000;
- end // 3'b000
-
- 3'b001: begin
- td_mode = 4'b1000;
- end // 3'b001
-
- 3'b010: begin
- td_mode = 4'b0100;
- end // 3'b010
-
- 3'b011: begin
- td_mode = 4'b1100;
- end // 3'b011
-
- 3'b100: begin
- td_mode = 4'b0010;
- end // 3'b100
-
- 3'b101: begin
- td_mode = 4'b1010;
- end // 3'b101
-
- 3'b110: begin
- td_mode = 4'b0101;
- end // 3'b110
-
- 3'b111: begin
- td_mode = 4'b1111;
- end // 3'b111
-
- endcase // ctrl_bits_for_mux
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_dtrace (
- // inputs:
- clk,
- cpu_d_address,
- cpu_d_read,
- cpu_d_readdata,
- cpu_d_wait,
- cpu_d_write,
- cpu_d_writedata,
- jrst_n,
- trc_ctrl,
-
- // outputs:
- atm,
- dtm
- )
-;
-
- output [ 35: 0] atm;
- output [ 35: 0] dtm;
- input clk;
- input [ 18: 0] cpu_d_address;
- input cpu_d_read;
- input [ 31: 0] cpu_d_readdata;
- input cpu_d_wait;
- input cpu_d_write;
- input [ 31: 0] cpu_d_writedata;
- input jrst_n;
- input [ 15: 0] trc_ctrl;
-
- reg [ 35: 0] atm /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 31: 0] cpu_d_address_0_padded;
- wire [ 31: 0] cpu_d_readdata_0_padded;
- wire [ 31: 0] cpu_d_writedata_0_padded;
- reg [ 35: 0] dtm /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire record_load_addr;
- wire record_load_data;
- wire record_store_addr;
- wire record_store_data;
- wire [ 3: 0] td_mode_trc_ctrl;
- assign cpu_d_writedata_0_padded = cpu_d_writedata | 32'b0;
- assign cpu_d_readdata_0_padded = cpu_d_readdata | 32'b0;
- assign cpu_d_address_0_padded = cpu_d_address | 32'b0;
- //nios_system_nios2_processor_nios2_oci_trc_ctrl_td_mode, which is an e_instance
- nios_system_nios2_processor_nios2_oci_td_mode nios_system_nios2_processor_nios2_oci_trc_ctrl_td_mode
- (
- .ctrl (trc_ctrl[8 : 0]),
- .td_mode (td_mode_trc_ctrl)
- );
-
- assign {record_load_addr, record_store_addr,
- record_load_data, record_store_data} = td_mode_trc_ctrl;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- atm <= 0;
- dtm <= 0;
- end
- else if (0)
- begin
- if (cpu_d_write & ~cpu_d_wait & record_store_addr)
- atm <= {4'b0101, cpu_d_address_0_padded};
- else if (cpu_d_read & ~cpu_d_wait & record_load_addr)
- atm <= {4'b0100, cpu_d_address_0_padded};
- else
- atm <= {4'b0000, cpu_d_address_0_padded};
- if (cpu_d_write & ~cpu_d_wait & record_store_data)
- dtm <= {4'b0111, cpu_d_writedata_0_padded};
- else if (cpu_d_read & ~cpu_d_wait & record_load_data)
- dtm <= {4'b0110, cpu_d_readdata_0_padded};
- else
- dtm <= {4'b0000, cpu_d_readdata_0_padded};
- end
- else
- begin
- atm <= 0;
- dtm <= 0;
- end
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_compute_tm_count (
- // inputs:
- atm_valid,
- dtm_valid,
- itm_valid,
-
- // outputs:
- compute_tm_count
- )
-;
-
- output [ 1: 0] compute_tm_count;
- input atm_valid;
- input dtm_valid;
- input itm_valid;
-
- reg [ 1: 0] compute_tm_count;
- wire [ 2: 0] switch_for_mux;
- assign switch_for_mux = {itm_valid, atm_valid, dtm_valid};
- always @(switch_for_mux)
- begin
- case (switch_for_mux)
-
- 3'b000: begin
- compute_tm_count = 0;
- end // 3'b000
-
- 3'b001: begin
- compute_tm_count = 1;
- end // 3'b001
-
- 3'b010: begin
- compute_tm_count = 1;
- end // 3'b010
-
- 3'b011: begin
- compute_tm_count = 2;
- end // 3'b011
-
- 3'b100: begin
- compute_tm_count = 1;
- end // 3'b100
-
- 3'b101: begin
- compute_tm_count = 2;
- end // 3'b101
-
- 3'b110: begin
- compute_tm_count = 2;
- end // 3'b110
-
- 3'b111: begin
- compute_tm_count = 3;
- end // 3'b111
-
- endcase // switch_for_mux
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_fifowp_inc (
- // inputs:
- free2,
- free3,
- tm_count,
-
- // outputs:
- fifowp_inc
- )
-;
-
- output [ 3: 0] fifowp_inc;
- input free2;
- input free3;
- input [ 1: 0] tm_count;
-
- reg [ 3: 0] fifowp_inc;
- always @(free2 or free3 or tm_count)
- begin
- if (free3 & (tm_count == 3))
- fifowp_inc = 3;
- else if (free2 & (tm_count >= 2))
- fifowp_inc = 2;
- else if (tm_count >= 1)
- fifowp_inc = 1;
- else
- fifowp_inc = 0;
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_fifocount_inc (
- // inputs:
- empty,
- free2,
- free3,
- tm_count,
-
- // outputs:
- fifocount_inc
- )
-;
-
- output [ 4: 0] fifocount_inc;
- input empty;
- input free2;
- input free3;
- input [ 1: 0] tm_count;
-
- reg [ 4: 0] fifocount_inc;
- always @(empty or free2 or free3 or tm_count)
- begin
- if (empty)
- fifocount_inc = tm_count[1 : 0];
- else if (free3 & (tm_count == 3))
- fifocount_inc = 2;
- else if (free2 & (tm_count >= 2))
- fifocount_inc = 1;
- else if (tm_count >= 1)
- fifocount_inc = 0;
- else
- fifocount_inc = {5{1'b1}};
- end
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_fifo (
- // inputs:
- atm,
- clk,
- dbrk_traceme,
- dbrk_traceoff,
- dbrk_traceon,
- dct_buffer,
- dct_count,
- dtm,
- itm,
- jrst_n,
- reset_n,
- test_ending,
- test_has_ended,
- trc_on,
-
- // outputs:
- tw
- )
-;
-
- output [ 35: 0] tw;
- input [ 35: 0] atm;
- input clk;
- input dbrk_traceme;
- input dbrk_traceoff;
- input dbrk_traceon;
- input [ 29: 0] dct_buffer;
- input [ 3: 0] dct_count;
- input [ 35: 0] dtm;
- input [ 35: 0] itm;
- input jrst_n;
- input reset_n;
- input test_ending;
- input test_has_ended;
- input trc_on;
-
- wire atm_valid;
- wire [ 1: 0] compute_tm_count_tm_count;
- wire dtm_valid;
- wire empty;
- reg [ 35: 0] fifo_0;
- wire fifo_0_enable;
- wire [ 35: 0] fifo_0_mux;
- reg [ 35: 0] fifo_1;
- reg [ 35: 0] fifo_10;
- wire fifo_10_enable;
- wire [ 35: 0] fifo_10_mux;
- reg [ 35: 0] fifo_11;
- wire fifo_11_enable;
- wire [ 35: 0] fifo_11_mux;
- reg [ 35: 0] fifo_12;
- wire fifo_12_enable;
- wire [ 35: 0] fifo_12_mux;
- reg [ 35: 0] fifo_13;
- wire fifo_13_enable;
- wire [ 35: 0] fifo_13_mux;
- reg [ 35: 0] fifo_14;
- wire fifo_14_enable;
- wire [ 35: 0] fifo_14_mux;
- reg [ 35: 0] fifo_15;
- wire fifo_15_enable;
- wire [ 35: 0] fifo_15_mux;
- wire fifo_1_enable;
- wire [ 35: 0] fifo_1_mux;
- reg [ 35: 0] fifo_2;
- wire fifo_2_enable;
- wire [ 35: 0] fifo_2_mux;
- reg [ 35: 0] fifo_3;
- wire fifo_3_enable;
- wire [ 35: 0] fifo_3_mux;
- reg [ 35: 0] fifo_4;
- wire fifo_4_enable;
- wire [ 35: 0] fifo_4_mux;
- reg [ 35: 0] fifo_5;
- wire fifo_5_enable;
- wire [ 35: 0] fifo_5_mux;
- reg [ 35: 0] fifo_6;
- wire fifo_6_enable;
- wire [ 35: 0] fifo_6_mux;
- reg [ 35: 0] fifo_7;
- wire fifo_7_enable;
- wire [ 35: 0] fifo_7_mux;
- reg [ 35: 0] fifo_8;
- wire fifo_8_enable;
- wire [ 35: 0] fifo_8_mux;
- reg [ 35: 0] fifo_9;
- wire fifo_9_enable;
- wire [ 35: 0] fifo_9_mux;
- wire [ 35: 0] fifo_read_mux;
- reg [ 4: 0] fifocount /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 4: 0] fifocount_inc_fifocount;
- wire [ 35: 0] fifohead;
- reg [ 3: 0] fiforp /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg [ 3: 0] fifowp /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 3: 0] fifowp1;
- wire [ 3: 0] fifowp2;
- wire [ 3: 0] fifowp_inc_fifowp;
- wire free2;
- wire free3;
- wire itm_valid;
- reg ovf_pending /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 35: 0] ovr_pending_atm;
- wire [ 35: 0] ovr_pending_dtm;
- wire [ 1: 0] tm_count;
- wire tm_count_ge1;
- wire tm_count_ge2;
- wire tm_count_ge3;
- wire trc_this;
- wire [ 35: 0] tw;
- assign trc_this = trc_on | (dbrk_traceon & ~dbrk_traceoff) | dbrk_traceme;
- assign itm_valid = |itm[35 : 32];
- assign atm_valid = |atm[35 : 32] & trc_this;
- assign dtm_valid = |dtm[35 : 32] & trc_this;
- assign free2 = ~fifocount[4];
- assign free3 = ~fifocount[4] & ~&fifocount[3 : 0];
- assign empty = ~|fifocount;
- assign fifowp1 = fifowp + 1;
- assign fifowp2 = fifowp + 2;
- //nios_system_nios2_processor_nios2_oci_compute_tm_count_tm_count, which is an e_instance
- nios_system_nios2_processor_nios2_oci_compute_tm_count nios_system_nios2_processor_nios2_oci_compute_tm_count_tm_count
- (
- .atm_valid (atm_valid),
- .compute_tm_count (compute_tm_count_tm_count),
- .dtm_valid (dtm_valid),
- .itm_valid (itm_valid)
- );
-
- assign tm_count = compute_tm_count_tm_count;
- //nios_system_nios2_processor_nios2_oci_fifowp_inc_fifowp, which is an e_instance
- nios_system_nios2_processor_nios2_oci_fifowp_inc nios_system_nios2_processor_nios2_oci_fifowp_inc_fifowp
- (
- .fifowp_inc (fifowp_inc_fifowp),
- .free2 (free2),
- .free3 (free3),
- .tm_count (tm_count)
- );
-
- //nios_system_nios2_processor_nios2_oci_fifocount_inc_fifocount, which is an e_instance
- nios_system_nios2_processor_nios2_oci_fifocount_inc nios_system_nios2_processor_nios2_oci_fifocount_inc_fifocount
- (
- .empty (empty),
- .fifocount_inc (fifocount_inc_fifocount),
- .free2 (free2),
- .free3 (free3),
- .tm_count (tm_count)
- );
-
- //the_nios_system_nios2_processor_oci_test_bench, which is an e_instance
- nios_system_nios2_processor_oci_test_bench the_nios_system_nios2_processor_oci_test_bench
- (
- .dct_buffer (dct_buffer),
- .dct_count (dct_count),
- .test_ending (test_ending),
- .test_has_ended (test_has_ended)
- );
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- fiforp <= 0;
- fifowp <= 0;
- fifocount <= 0;
- ovf_pending <= 1;
- end
- else
- begin
- fifowp <= fifowp + fifowp_inc_fifowp;
- fifocount <= fifocount + fifocount_inc_fifocount;
- if (~empty)
- fiforp <= fiforp + 1;
- if (~trc_this || (~free2 & tm_count[1]) || (~free3 & (&tm_count)))
- ovf_pending <= 1;
- else if (atm_valid | dtm_valid)
- ovf_pending <= 0;
- end
- end
-
-
- assign fifohead = fifo_read_mux;
- assign tw = 0 ? { (empty ? 4'h0 : fifohead[35 : 32]), fifohead[31 : 0]} : itm;
- assign fifo_0_enable = ((fifowp == 4'd0) && tm_count_ge1) || (free2 && (fifowp1== 4'd0) && tm_count_ge2) ||(free3 && (fifowp2== 4'd0) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_0 <= 0;
- else if (fifo_0_enable)
- fifo_0 <= fifo_0_mux;
- end
-
-
- assign fifo_0_mux = (((fifowp == 4'd0) && itm_valid))? itm :
- (((fifowp == 4'd0) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd0) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd0) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd0) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd0) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_1_enable = ((fifowp == 4'd1) && tm_count_ge1) || (free2 && (fifowp1== 4'd1) && tm_count_ge2) ||(free3 && (fifowp2== 4'd1) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_1 <= 0;
- else if (fifo_1_enable)
- fifo_1 <= fifo_1_mux;
- end
-
-
- assign fifo_1_mux = (((fifowp == 4'd1) && itm_valid))? itm :
- (((fifowp == 4'd1) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd1) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd1) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd1) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd1) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_2_enable = ((fifowp == 4'd2) && tm_count_ge1) || (free2 && (fifowp1== 4'd2) && tm_count_ge2) ||(free3 && (fifowp2== 4'd2) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_2 <= 0;
- else if (fifo_2_enable)
- fifo_2 <= fifo_2_mux;
- end
-
-
- assign fifo_2_mux = (((fifowp == 4'd2) && itm_valid))? itm :
- (((fifowp == 4'd2) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd2) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd2) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd2) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd2) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_3_enable = ((fifowp == 4'd3) && tm_count_ge1) || (free2 && (fifowp1== 4'd3) && tm_count_ge2) ||(free3 && (fifowp2== 4'd3) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_3 <= 0;
- else if (fifo_3_enable)
- fifo_3 <= fifo_3_mux;
- end
-
-
- assign fifo_3_mux = (((fifowp == 4'd3) && itm_valid))? itm :
- (((fifowp == 4'd3) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd3) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd3) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd3) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd3) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_4_enable = ((fifowp == 4'd4) && tm_count_ge1) || (free2 && (fifowp1== 4'd4) && tm_count_ge2) ||(free3 && (fifowp2== 4'd4) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_4 <= 0;
- else if (fifo_4_enable)
- fifo_4 <= fifo_4_mux;
- end
-
-
- assign fifo_4_mux = (((fifowp == 4'd4) && itm_valid))? itm :
- (((fifowp == 4'd4) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd4) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd4) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd4) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd4) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_5_enable = ((fifowp == 4'd5) && tm_count_ge1) || (free2 && (fifowp1== 4'd5) && tm_count_ge2) ||(free3 && (fifowp2== 4'd5) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_5 <= 0;
- else if (fifo_5_enable)
- fifo_5 <= fifo_5_mux;
- end
-
-
- assign fifo_5_mux = (((fifowp == 4'd5) && itm_valid))? itm :
- (((fifowp == 4'd5) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd5) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd5) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd5) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd5) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_6_enable = ((fifowp == 4'd6) && tm_count_ge1) || (free2 && (fifowp1== 4'd6) && tm_count_ge2) ||(free3 && (fifowp2== 4'd6) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_6 <= 0;
- else if (fifo_6_enable)
- fifo_6 <= fifo_6_mux;
- end
-
-
- assign fifo_6_mux = (((fifowp == 4'd6) && itm_valid))? itm :
- (((fifowp == 4'd6) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd6) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd6) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd6) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd6) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_7_enable = ((fifowp == 4'd7) && tm_count_ge1) || (free2 && (fifowp1== 4'd7) && tm_count_ge2) ||(free3 && (fifowp2== 4'd7) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_7 <= 0;
- else if (fifo_7_enable)
- fifo_7 <= fifo_7_mux;
- end
-
-
- assign fifo_7_mux = (((fifowp == 4'd7) && itm_valid))? itm :
- (((fifowp == 4'd7) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd7) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd7) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd7) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd7) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_8_enable = ((fifowp == 4'd8) && tm_count_ge1) || (free2 && (fifowp1== 4'd8) && tm_count_ge2) ||(free3 && (fifowp2== 4'd8) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_8 <= 0;
- else if (fifo_8_enable)
- fifo_8 <= fifo_8_mux;
- end
-
-
- assign fifo_8_mux = (((fifowp == 4'd8) && itm_valid))? itm :
- (((fifowp == 4'd8) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd8) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd8) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd8) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd8) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_9_enable = ((fifowp == 4'd9) && tm_count_ge1) || (free2 && (fifowp1== 4'd9) && tm_count_ge2) ||(free3 && (fifowp2== 4'd9) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_9 <= 0;
- else if (fifo_9_enable)
- fifo_9 <= fifo_9_mux;
- end
-
-
- assign fifo_9_mux = (((fifowp == 4'd9) && itm_valid))? itm :
- (((fifowp == 4'd9) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd9) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd9) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd9) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd9) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_10_enable = ((fifowp == 4'd10) && tm_count_ge1) || (free2 && (fifowp1== 4'd10) && tm_count_ge2) ||(free3 && (fifowp2== 4'd10) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_10 <= 0;
- else if (fifo_10_enable)
- fifo_10 <= fifo_10_mux;
- end
-
-
- assign fifo_10_mux = (((fifowp == 4'd10) && itm_valid))? itm :
- (((fifowp == 4'd10) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd10) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd10) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd10) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd10) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_11_enable = ((fifowp == 4'd11) && tm_count_ge1) || (free2 && (fifowp1== 4'd11) && tm_count_ge2) ||(free3 && (fifowp2== 4'd11) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_11 <= 0;
- else if (fifo_11_enable)
- fifo_11 <= fifo_11_mux;
- end
-
-
- assign fifo_11_mux = (((fifowp == 4'd11) && itm_valid))? itm :
- (((fifowp == 4'd11) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd11) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd11) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd11) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd11) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_12_enable = ((fifowp == 4'd12) && tm_count_ge1) || (free2 && (fifowp1== 4'd12) && tm_count_ge2) ||(free3 && (fifowp2== 4'd12) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_12 <= 0;
- else if (fifo_12_enable)
- fifo_12 <= fifo_12_mux;
- end
-
-
- assign fifo_12_mux = (((fifowp == 4'd12) && itm_valid))? itm :
- (((fifowp == 4'd12) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd12) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd12) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd12) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd12) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_13_enable = ((fifowp == 4'd13) && tm_count_ge1) || (free2 && (fifowp1== 4'd13) && tm_count_ge2) ||(free3 && (fifowp2== 4'd13) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_13 <= 0;
- else if (fifo_13_enable)
- fifo_13 <= fifo_13_mux;
- end
-
-
- assign fifo_13_mux = (((fifowp == 4'd13) && itm_valid))? itm :
- (((fifowp == 4'd13) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd13) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd13) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd13) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd13) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_14_enable = ((fifowp == 4'd14) && tm_count_ge1) || (free2 && (fifowp1== 4'd14) && tm_count_ge2) ||(free3 && (fifowp2== 4'd14) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_14 <= 0;
- else if (fifo_14_enable)
- fifo_14 <= fifo_14_mux;
- end
-
-
- assign fifo_14_mux = (((fifowp == 4'd14) && itm_valid))? itm :
- (((fifowp == 4'd14) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd14) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd14) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd14) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd14) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign fifo_15_enable = ((fifowp == 4'd15) && tm_count_ge1) || (free2 && (fifowp1== 4'd15) && tm_count_ge2) ||(free3 && (fifowp2== 4'd15) && tm_count_ge3);
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- fifo_15 <= 0;
- else if (fifo_15_enable)
- fifo_15 <= fifo_15_mux;
- end
-
-
- assign fifo_15_mux = (((fifowp == 4'd15) && itm_valid))? itm :
- (((fifowp == 4'd15) && atm_valid))? ovr_pending_atm :
- (((fifowp == 4'd15) && dtm_valid))? ovr_pending_dtm :
- (((fifowp1 == 4'd15) && (free2 & itm_valid & atm_valid)))? ovr_pending_atm :
- (((fifowp1 == 4'd15) && (free2 & itm_valid & dtm_valid)))? ovr_pending_dtm :
- (((fifowp1 == 4'd15) && (free2 & atm_valid & dtm_valid)))? ovr_pending_dtm :
- ovr_pending_dtm;
-
- assign tm_count_ge1 = |tm_count;
- assign tm_count_ge2 = tm_count[1];
- assign tm_count_ge3 = &tm_count;
- assign ovr_pending_atm = {ovf_pending, atm[34 : 0]};
- assign ovr_pending_dtm = {ovf_pending, dtm[34 : 0]};
- assign fifo_read_mux = (fiforp == 4'd0)? fifo_0 :
- (fiforp == 4'd1)? fifo_1 :
- (fiforp == 4'd2)? fifo_2 :
- (fiforp == 4'd3)? fifo_3 :
- (fiforp == 4'd4)? fifo_4 :
- (fiforp == 4'd5)? fifo_5 :
- (fiforp == 4'd6)? fifo_6 :
- (fiforp == 4'd7)? fifo_7 :
- (fiforp == 4'd8)? fifo_8 :
- (fiforp == 4'd9)? fifo_9 :
- (fiforp == 4'd10)? fifo_10 :
- (fiforp == 4'd11)? fifo_11 :
- (fiforp == 4'd12)? fifo_12 :
- (fiforp == 4'd13)? fifo_13 :
- (fiforp == 4'd14)? fifo_14 :
- fifo_15;
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_pib (
- // inputs:
- clk,
- clkx2,
- jrst_n,
- tw,
-
- // outputs:
- tr_clk,
- tr_data
- )
-;
-
- output tr_clk;
- output [ 17: 0] tr_data;
- input clk;
- input clkx2;
- input jrst_n;
- input [ 35: 0] tw;
-
- wire phase;
- wire tr_clk;
- reg tr_clk_reg /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- wire [ 17: 0] tr_data;
- reg [ 17: 0] tr_data_reg /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg x1 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- reg x2 /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=R101" */;
- assign phase = x1^x2;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- x1 <= 0;
- else
- x1 <= ~x1;
- end
-
-
- always @(posedge clkx2 or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- x2 <= 0;
- tr_clk_reg <= 0;
- tr_data_reg <= 0;
- end
- else
- begin
- x2 <= x1;
- tr_clk_reg <= ~phase;
- tr_data_reg <= phase ? tw[17 : 0] : tw[35 : 18];
- end
- end
-
-
- assign tr_clk = 0 ? tr_clk_reg : 0;
- assign tr_data = 0 ? tr_data_reg : 0;
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci_im (
- // inputs:
- clk,
- jdo,
- jrst_n,
- reset_n,
- take_action_tracectrl,
- take_action_tracemem_a,
- take_action_tracemem_b,
- take_no_action_tracemem_a,
- trc_ctrl,
- tw,
-
- // outputs:
- tracemem_on,
- tracemem_trcdata,
- tracemem_tw,
- trc_enb,
- trc_im_addr,
- trc_wrap,
- xbrk_wrap_traceoff
- )
-;
-
- output tracemem_on;
- output [ 35: 0] tracemem_trcdata;
- output tracemem_tw;
- output trc_enb;
- output [ 6: 0] trc_im_addr;
- output trc_wrap;
- output xbrk_wrap_traceoff;
- input clk;
- input [ 37: 0] jdo;
- input jrst_n;
- input reset_n;
- input take_action_tracectrl;
- input take_action_tracemem_a;
- input take_action_tracemem_b;
- input take_no_action_tracemem_a;
- input [ 15: 0] trc_ctrl;
- input [ 35: 0] tw;
-
- wire tracemem_on;
- wire [ 35: 0] tracemem_trcdata;
- wire tracemem_tw;
- wire trc_enb;
- reg [ 6: 0] trc_im_addr /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire [ 35: 0] trc_im_data;
- reg [ 16: 0] trc_jtag_addr /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=D101" */;
- wire trc_on_chip;
- reg trc_wrap /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire tw_valid;
- wire xbrk_wrap_traceoff;
- assign trc_im_data = tw;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- begin
- trc_im_addr <= 0;
- trc_wrap <= 0;
- end
- else if (!0)
- begin
- trc_im_addr <= 0;
- trc_wrap <= 0;
- end
- else if (take_action_tracectrl &&
- (jdo[4] | jdo[3]))
- begin
- if (jdo[4])
- trc_im_addr <= 0;
- if (jdo[3])
- trc_wrap <= 0;
- end
- else if (trc_enb & trc_on_chip & tw_valid)
- begin
- trc_im_addr <= trc_im_addr+1;
- if (&trc_im_addr)
- trc_wrap <= 1;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- trc_jtag_addr <= 0;
- else if (take_action_tracemem_a ||
- take_no_action_tracemem_a ||
- take_action_tracemem_b)
- trc_jtag_addr <= take_action_tracemem_a ?
- jdo[35 : 19] :
- trc_jtag_addr + 1;
-
- end
-
-
- assign trc_enb = trc_ctrl[0];
- assign trc_on_chip = ~trc_ctrl[8];
- assign tw_valid = |trc_im_data[35 : 32];
- assign xbrk_wrap_traceoff = trc_ctrl[10] & trc_wrap;
- assign tracemem_tw = trc_wrap;
- assign tracemem_on = trc_enb;
- assign tracemem_trcdata = 0;
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_performance_monitors
-;
-
-
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_nios2_oci (
- // inputs:
- D_valid,
- E_st_data,
- E_valid,
- F_pc,
- address_nxt,
- av_ld_data_aligned_filtered,
- byteenable_nxt,
- clk,
- d_address,
- d_read,
- d_waitrequest,
- d_write,
- debugaccess_nxt,
- hbreak_enabled,
- read_nxt,
- reset,
- reset_n,
- test_ending,
- test_has_ended,
- write_nxt,
- writedata_nxt,
-
- // outputs:
- jtag_debug_module_debugaccess_to_roms,
- oci_hbreak_req,
- oci_ienable,
- oci_single_step_mode,
- readdata,
- resetrequest,
- waitrequest
- )
-;
-
- output jtag_debug_module_debugaccess_to_roms;
- output oci_hbreak_req;
- output [ 31: 0] oci_ienable;
- output oci_single_step_mode;
- output [ 31: 0] readdata;
- output resetrequest;
- output waitrequest;
- input D_valid;
- input [ 31: 0] E_st_data;
- input E_valid;
- input [ 16: 0] F_pc;
- input [ 8: 0] address_nxt;
- input [ 31: 0] av_ld_data_aligned_filtered;
- input [ 3: 0] byteenable_nxt;
- input clk;
- input [ 18: 0] d_address;
- input d_read;
- input d_waitrequest;
- input d_write;
- input debugaccess_nxt;
- input hbreak_enabled;
- input read_nxt;
- input reset;
- input reset_n;
- input test_ending;
- input test_has_ended;
- input write_nxt;
- input [ 31: 0] writedata_nxt;
-
- wire [ 31: 0] MonDReg;
- reg [ 8: 0] address;
- wire [ 35: 0] atm;
- wire [ 31: 0] break_readreg;
- reg [ 3: 0] byteenable;
- wire clkx2;
- wire [ 18: 0] cpu_d_address;
- wire cpu_d_read;
- wire [ 31: 0] cpu_d_readdata;
- wire cpu_d_wait;
- wire cpu_d_write;
- wire [ 31: 0] cpu_d_writedata;
- wire dbrk_break;
- wire dbrk_goto0;
- wire dbrk_goto1;
- wire dbrk_hit0_latch;
- wire dbrk_hit1_latch;
- wire dbrk_hit2_latch;
- wire dbrk_hit3_latch;
- wire dbrk_traceme;
- wire dbrk_traceoff;
- wire dbrk_traceon;
- wire dbrk_trigout;
- wire [ 29: 0] dct_buffer;
- wire [ 3: 0] dct_count;
- reg debugaccess;
- wire debugack;
- wire debugreq;
- wire [ 35: 0] dtm;
- wire dummy_sink;
- wire [ 35: 0] itm;
- wire [ 37: 0] jdo;
- wire jrst_n;
- wire jtag_debug_module_debugaccess_to_roms;
- wire monitor_error;
- wire monitor_go;
- wire monitor_ready;
- wire oci_hbreak_req;
- wire [ 31: 0] oci_ienable;
- wire [ 31: 0] oci_reg_readdata;
- wire oci_single_step_mode;
- wire [ 31: 0] ociram_readdata;
- wire ocireg_ers;
- wire ocireg_mrs;
- reg read;
- reg [ 31: 0] readdata;
- wire resetlatch;
- wire resetrequest;
- wire st_ready_test_idle;
- wire take_action_break_a;
- wire take_action_break_b;
- wire take_action_break_c;
- wire take_action_ocimem_a;
- wire take_action_ocimem_b;
- wire take_action_ocireg;
- wire take_action_tracectrl;
- wire take_action_tracemem_a;
- wire take_action_tracemem_b;
- wire take_no_action_break_a;
- wire take_no_action_break_b;
- wire take_no_action_break_c;
- wire take_no_action_ocimem_a;
- wire take_no_action_tracemem_a;
- wire tr_clk;
- wire [ 17: 0] tr_data;
- wire tracemem_on;
- wire [ 35: 0] tracemem_trcdata;
- wire tracemem_tw;
- wire [ 15: 0] trc_ctrl;
- wire trc_enb;
- wire [ 6: 0] trc_im_addr;
- wire trc_on;
- wire trc_wrap;
- wire trigbrktype;
- wire trigger_state_0;
- wire trigger_state_1;
- wire trigout;
- wire [ 35: 0] tw;
- wire waitrequest;
- reg write;
- reg [ 31: 0] writedata;
- wire xbrk_break;
- wire [ 7: 0] xbrk_ctrl0;
- wire [ 7: 0] xbrk_ctrl1;
- wire [ 7: 0] xbrk_ctrl2;
- wire [ 7: 0] xbrk_ctrl3;
- wire xbrk_goto0;
- wire xbrk_goto1;
- wire xbrk_traceoff;
- wire xbrk_traceon;
- wire xbrk_trigout;
- wire xbrk_wrap_traceoff;
- nios_system_nios2_processor_nios2_oci_debug the_nios_system_nios2_processor_nios2_oci_debug
- (
- .clk (clk),
- .dbrk_break (dbrk_break),
- .debugack (debugack),
- .debugreq (debugreq),
- .hbreak_enabled (hbreak_enabled),
- .jdo (jdo),
- .jrst_n (jrst_n),
- .monitor_error (monitor_error),
- .monitor_go (monitor_go),
- .monitor_ready (monitor_ready),
- .oci_hbreak_req (oci_hbreak_req),
- .ocireg_ers (ocireg_ers),
- .ocireg_mrs (ocireg_mrs),
- .reset (reset),
- .resetlatch (resetlatch),
- .resetrequest (resetrequest),
- .st_ready_test_idle (st_ready_test_idle),
- .take_action_ocimem_a (take_action_ocimem_a),
- .take_action_ocireg (take_action_ocireg),
- .xbrk_break (xbrk_break)
- );
-
- nios_system_nios2_processor_nios2_ocimem the_nios_system_nios2_processor_nios2_ocimem
- (
- .MonDReg (MonDReg),
- .address (address),
- .byteenable (byteenable),
- .clk (clk),
- .debugaccess (debugaccess),
- .jdo (jdo),
- .jrst_n (jrst_n),
- .ociram_readdata (ociram_readdata),
- .read (read),
- .take_action_ocimem_a (take_action_ocimem_a),
- .take_action_ocimem_b (take_action_ocimem_b),
- .take_no_action_ocimem_a (take_no_action_ocimem_a),
- .waitrequest (waitrequest),
- .write (write),
- .writedata (writedata)
- );
-
- nios_system_nios2_processor_nios2_avalon_reg the_nios_system_nios2_processor_nios2_avalon_reg
- (
- .address (address),
- .clk (clk),
- .debugaccess (debugaccess),
- .monitor_error (monitor_error),
- .monitor_go (monitor_go),
- .monitor_ready (monitor_ready),
- .oci_ienable (oci_ienable),
- .oci_reg_readdata (oci_reg_readdata),
- .oci_single_step_mode (oci_single_step_mode),
- .ocireg_ers (ocireg_ers),
- .ocireg_mrs (ocireg_mrs),
- .reset_n (reset_n),
- .take_action_ocireg (take_action_ocireg),
- .write (write),
- .writedata (writedata)
- );
-
- nios_system_nios2_processor_nios2_oci_break the_nios_system_nios2_processor_nios2_oci_break
- (
- .break_readreg (break_readreg),
- .clk (clk),
- .dbrk_break (dbrk_break),
- .dbrk_goto0 (dbrk_goto0),
- .dbrk_goto1 (dbrk_goto1),
- .dbrk_hit0_latch (dbrk_hit0_latch),
- .dbrk_hit1_latch (dbrk_hit1_latch),
- .dbrk_hit2_latch (dbrk_hit2_latch),
- .dbrk_hit3_latch (dbrk_hit3_latch),
- .jdo (jdo),
- .jrst_n (jrst_n),
- .reset_n (reset_n),
- .take_action_break_a (take_action_break_a),
- .take_action_break_b (take_action_break_b),
- .take_action_break_c (take_action_break_c),
- .take_no_action_break_a (take_no_action_break_a),
- .take_no_action_break_b (take_no_action_break_b),
- .take_no_action_break_c (take_no_action_break_c),
- .trigbrktype (trigbrktype),
- .trigger_state_0 (trigger_state_0),
- .trigger_state_1 (trigger_state_1),
- .xbrk_ctrl0 (xbrk_ctrl0),
- .xbrk_ctrl1 (xbrk_ctrl1),
- .xbrk_ctrl2 (xbrk_ctrl2),
- .xbrk_ctrl3 (xbrk_ctrl3),
- .xbrk_goto0 (xbrk_goto0),
- .xbrk_goto1 (xbrk_goto1)
- );
-
- nios_system_nios2_processor_nios2_oci_xbrk the_nios_system_nios2_processor_nios2_oci_xbrk
- (
- .D_valid (D_valid),
- .E_valid (E_valid),
- .F_pc (F_pc),
- .clk (clk),
- .reset_n (reset_n),
- .trigger_state_0 (trigger_state_0),
- .trigger_state_1 (trigger_state_1),
- .xbrk_break (xbrk_break),
- .xbrk_ctrl0 (xbrk_ctrl0),
- .xbrk_ctrl1 (xbrk_ctrl1),
- .xbrk_ctrl2 (xbrk_ctrl2),
- .xbrk_ctrl3 (xbrk_ctrl3),
- .xbrk_goto0 (xbrk_goto0),
- .xbrk_goto1 (xbrk_goto1),
- .xbrk_traceoff (xbrk_traceoff),
- .xbrk_traceon (xbrk_traceon),
- .xbrk_trigout (xbrk_trigout)
- );
-
- nios_system_nios2_processor_nios2_oci_dbrk the_nios_system_nios2_processor_nios2_oci_dbrk
- (
- .E_st_data (E_st_data),
- .av_ld_data_aligned_filtered (av_ld_data_aligned_filtered),
- .clk (clk),
- .cpu_d_address (cpu_d_address),
- .cpu_d_read (cpu_d_read),
- .cpu_d_readdata (cpu_d_readdata),
- .cpu_d_wait (cpu_d_wait),
- .cpu_d_write (cpu_d_write),
- .cpu_d_writedata (cpu_d_writedata),
- .d_address (d_address),
- .d_read (d_read),
- .d_waitrequest (d_waitrequest),
- .d_write (d_write),
- .dbrk_break (dbrk_break),
- .dbrk_goto0 (dbrk_goto0),
- .dbrk_goto1 (dbrk_goto1),
- .dbrk_traceme (dbrk_traceme),
- .dbrk_traceoff (dbrk_traceoff),
- .dbrk_traceon (dbrk_traceon),
- .dbrk_trigout (dbrk_trigout),
- .debugack (debugack),
- .reset_n (reset_n)
- );
-
- nios_system_nios2_processor_nios2_oci_itrace the_nios_system_nios2_processor_nios2_oci_itrace
- (
- .clk (clk),
- .dbrk_traceoff (dbrk_traceoff),
- .dbrk_traceon (dbrk_traceon),
- .dct_buffer (dct_buffer),
- .dct_count (dct_count),
- .itm (itm),
- .jdo (jdo),
- .jrst_n (jrst_n),
- .take_action_tracectrl (take_action_tracectrl),
- .trc_ctrl (trc_ctrl),
- .trc_enb (trc_enb),
- .trc_on (trc_on),
- .xbrk_traceoff (xbrk_traceoff),
- .xbrk_traceon (xbrk_traceon),
- .xbrk_wrap_traceoff (xbrk_wrap_traceoff)
- );
-
- nios_system_nios2_processor_nios2_oci_dtrace the_nios_system_nios2_processor_nios2_oci_dtrace
- (
- .atm (atm),
- .clk (clk),
- .cpu_d_address (cpu_d_address),
- .cpu_d_read (cpu_d_read),
- .cpu_d_readdata (cpu_d_readdata),
- .cpu_d_wait (cpu_d_wait),
- .cpu_d_write (cpu_d_write),
- .cpu_d_writedata (cpu_d_writedata),
- .dtm (dtm),
- .jrst_n (jrst_n),
- .trc_ctrl (trc_ctrl)
- );
-
- nios_system_nios2_processor_nios2_oci_fifo the_nios_system_nios2_processor_nios2_oci_fifo
- (
- .atm (atm),
- .clk (clk),
- .dbrk_traceme (dbrk_traceme),
- .dbrk_traceoff (dbrk_traceoff),
- .dbrk_traceon (dbrk_traceon),
- .dct_buffer (dct_buffer),
- .dct_count (dct_count),
- .dtm (dtm),
- .itm (itm),
- .jrst_n (jrst_n),
- .reset_n (reset_n),
- .test_ending (test_ending),
- .test_has_ended (test_has_ended),
- .trc_on (trc_on),
- .tw (tw)
- );
-
- nios_system_nios2_processor_nios2_oci_pib the_nios_system_nios2_processor_nios2_oci_pib
- (
- .clk (clk),
- .clkx2 (clkx2),
- .jrst_n (jrst_n),
- .tr_clk (tr_clk),
- .tr_data (tr_data),
- .tw (tw)
- );
-
- nios_system_nios2_processor_nios2_oci_im the_nios_system_nios2_processor_nios2_oci_im
- (
- .clk (clk),
- .jdo (jdo),
- .jrst_n (jrst_n),
- .reset_n (reset_n),
- .take_action_tracectrl (take_action_tracectrl),
- .take_action_tracemem_a (take_action_tracemem_a),
- .take_action_tracemem_b (take_action_tracemem_b),
- .take_no_action_tracemem_a (take_no_action_tracemem_a),
- .tracemem_on (tracemem_on),
- .tracemem_trcdata (tracemem_trcdata),
- .tracemem_tw (tracemem_tw),
- .trc_ctrl (trc_ctrl),
- .trc_enb (trc_enb),
- .trc_im_addr (trc_im_addr),
- .trc_wrap (trc_wrap),
- .tw (tw),
- .xbrk_wrap_traceoff (xbrk_wrap_traceoff)
- );
-
- assign trigout = dbrk_trigout | xbrk_trigout;
- assign jtag_debug_module_debugaccess_to_roms = debugack;
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- address <= 0;
- else
- address <= address_nxt;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- byteenable <= 0;
- else
- byteenable <= byteenable_nxt;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- writedata <= 0;
- else
- writedata <= writedata_nxt;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- debugaccess <= 0;
- else
- debugaccess <= debugaccess_nxt;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- read <= 0;
- else
- read <= read ? waitrequest : read_nxt;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- write <= 0;
- else
- write <= write ? waitrequest : write_nxt;
- end
-
-
- always @(posedge clk or negedge jrst_n)
- begin
- if (jrst_n == 0)
- readdata <= 0;
- else
- readdata <= address[8] ? oci_reg_readdata : ociram_readdata;
- end
-
-
- nios_system_nios2_processor_jtag_debug_module_wrapper the_nios_system_nios2_processor_jtag_debug_module_wrapper
- (
- .MonDReg (MonDReg),
- .break_readreg (break_readreg),
- .clk (clk),
- .dbrk_hit0_latch (dbrk_hit0_latch),
- .dbrk_hit1_latch (dbrk_hit1_latch),
- .dbrk_hit2_latch (dbrk_hit2_latch),
- .dbrk_hit3_latch (dbrk_hit3_latch),
- .debugack (debugack),
- .jdo (jdo),
- .jrst_n (jrst_n),
- .monitor_error (monitor_error),
- .monitor_ready (monitor_ready),
- .reset_n (reset_n),
- .resetlatch (resetlatch),
- .st_ready_test_idle (st_ready_test_idle),
- .take_action_break_a (take_action_break_a),
- .take_action_break_b (take_action_break_b),
- .take_action_break_c (take_action_break_c),
- .take_action_ocimem_a (take_action_ocimem_a),
- .take_action_ocimem_b (take_action_ocimem_b),
- .take_action_tracectrl (take_action_tracectrl),
- .take_action_tracemem_a (take_action_tracemem_a),
- .take_action_tracemem_b (take_action_tracemem_b),
- .take_no_action_break_a (take_no_action_break_a),
- .take_no_action_break_b (take_no_action_break_b),
- .take_no_action_break_c (take_no_action_break_c),
- .take_no_action_ocimem_a (take_no_action_ocimem_a),
- .take_no_action_tracemem_a (take_no_action_tracemem_a),
- .tracemem_on (tracemem_on),
- .tracemem_trcdata (tracemem_trcdata),
- .tracemem_tw (tracemem_tw),
- .trc_im_addr (trc_im_addr),
- .trc_on (trc_on),
- .trc_wrap (trc_wrap),
- .trigbrktype (trigbrktype),
- .trigger_state_1 (trigger_state_1)
- );
-
- //dummy sink, which is an e_mux
- assign dummy_sink = tr_clk |
- tr_data |
- trigout |
- debugack;
-
- assign debugreq = 0;
- assign clkx2 = 0;
-
-endmodule
-
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor (
- // inputs:
- clk,
- d_irq,
- d_readdata,
- d_waitrequest,
- i_readdata,
- i_waitrequest,
- jtag_debug_module_address,
- jtag_debug_module_byteenable,
- jtag_debug_module_debugaccess,
- jtag_debug_module_read,
- jtag_debug_module_write,
- jtag_debug_module_writedata,
- reset_n,
-
- // outputs:
- d_address,
- d_byteenable,
- d_read,
- d_write,
- d_writedata,
- i_address,
- i_read,
- jtag_debug_module_debugaccess_to_roms,
- jtag_debug_module_readdata,
- jtag_debug_module_resetrequest,
- jtag_debug_module_waitrequest,
- no_ci_readra
- )
-;
-
- output [ 18: 0] d_address;
- output [ 3: 0] d_byteenable;
- output d_read;
- output d_write;
- output [ 31: 0] d_writedata;
- output [ 18: 0] i_address;
- output i_read;
- output jtag_debug_module_debugaccess_to_roms;
- output [ 31: 0] jtag_debug_module_readdata;
- output jtag_debug_module_resetrequest;
- output jtag_debug_module_waitrequest;
- output no_ci_readra;
- input clk;
- input [ 31: 0] d_irq;
- input [ 31: 0] d_readdata;
- input d_waitrequest;
- input [ 31: 0] i_readdata;
- input i_waitrequest;
- input [ 8: 0] jtag_debug_module_address;
- input [ 3: 0] jtag_debug_module_byteenable;
- input jtag_debug_module_debugaccess;
- input jtag_debug_module_read;
- input jtag_debug_module_write;
- input [ 31: 0] jtag_debug_module_writedata;
- input reset_n;
-
- wire [ 1: 0] D_compare_op;
- wire D_ctrl_alu_force_xor;
- wire D_ctrl_alu_signed_comparison;
- wire D_ctrl_alu_subtract;
- wire D_ctrl_b_is_dst;
- wire D_ctrl_br;
- wire D_ctrl_br_cmp;
- wire D_ctrl_br_uncond;
- wire D_ctrl_break;
- wire D_ctrl_crst;
- wire D_ctrl_custom;
- wire D_ctrl_custom_multi;
- wire D_ctrl_exception;
- wire D_ctrl_force_src2_zero;
- wire D_ctrl_hi_imm16;
- wire D_ctrl_ignore_dst;
- wire D_ctrl_implicit_dst_eretaddr;
- wire D_ctrl_implicit_dst_retaddr;
- wire D_ctrl_jmp_direct;
- wire D_ctrl_jmp_indirect;
- wire D_ctrl_ld;
- wire D_ctrl_ld_io;
- wire D_ctrl_ld_non_io;
- wire D_ctrl_ld_signed;
- wire D_ctrl_logic;
- wire D_ctrl_rdctl_inst;
- wire D_ctrl_retaddr;
- wire D_ctrl_rot_right;
- wire D_ctrl_shift_logical;
- wire D_ctrl_shift_right_arith;
- wire D_ctrl_shift_rot;
- wire D_ctrl_shift_rot_right;
- wire D_ctrl_src2_choose_imm;
- wire D_ctrl_st;
- wire D_ctrl_uncond_cti_non_br;
- wire D_ctrl_unsigned_lo_imm16;
- wire D_ctrl_wrctl_inst;
- wire [ 4: 0] D_dst_regnum;
- wire [ 55: 0] D_inst;
- reg [ 31: 0] D_iw /* synthesis ALTERA_IP_DEBUG_VISIBLE = 1 */;
- wire [ 4: 0] D_iw_a;
- wire [ 4: 0] D_iw_b;
- wire [ 4: 0] D_iw_c;
- wire [ 2: 0] D_iw_control_regnum;
- wire [ 7: 0] D_iw_custom_n;
- wire D_iw_custom_readra;
- wire D_iw_custom_readrb;
- wire D_iw_custom_writerc;
- wire [ 15: 0] D_iw_imm16;
- wire [ 25: 0] D_iw_imm26;
- wire [ 4: 0] D_iw_imm5;
- wire [ 1: 0] D_iw_memsz;
- wire [ 5: 0] D_iw_op;
- wire [ 5: 0] D_iw_opx;
- wire [ 4: 0] D_iw_shift_imm5;
- wire [ 4: 0] D_iw_trap_break_imm5;
- wire [ 16: 0] D_jmp_direct_target_waddr;
- wire [ 1: 0] D_logic_op;
- wire [ 1: 0] D_logic_op_raw;
- wire D_mem16;
- wire D_mem32;
- wire D_mem8;
- wire D_op_add;
- wire D_op_addi;
- wire D_op_and;
- wire D_op_andhi;
- wire D_op_andi;
- wire D_op_beq;
- wire D_op_bge;
- wire D_op_bgeu;
- wire D_op_blt;
- wire D_op_bltu;
- wire D_op_bne;
- wire D_op_br;
- wire D_op_break;
- wire D_op_bret;
- wire D_op_call;
- wire D_op_callr;
- wire D_op_cmpeq;
- wire D_op_cmpeqi;
- wire D_op_cmpge;
- wire D_op_cmpgei;
- wire D_op_cmpgeu;
- wire D_op_cmpgeui;
- wire D_op_cmplt;
- wire D_op_cmplti;
- wire D_op_cmpltu;
- wire D_op_cmpltui;
- wire D_op_cmpne;
- wire D_op_cmpnei;
- wire D_op_crst;
- wire D_op_custom;
- wire D_op_div;
- wire D_op_divu;
- wire D_op_eret;
- wire D_op_flushd;
- wire D_op_flushda;
- wire D_op_flushi;
- wire D_op_flushp;
- wire D_op_hbreak;
- wire D_op_initd;
- wire D_op_initda;
- wire D_op_initi;
- wire D_op_intr;
- wire D_op_jmp;
- wire D_op_jmpi;
- wire D_op_ldb;
- wire D_op_ldbio;
- wire D_op_ldbu;
- wire D_op_ldbuio;
- wire D_op_ldh;
- wire D_op_ldhio;
- wire D_op_ldhu;
- wire D_op_ldhuio;
- wire D_op_ldl;
- wire D_op_ldw;
- wire D_op_ldwio;
- wire D_op_mul;
- wire D_op_muli;
- wire D_op_mulxss;
- wire D_op_mulxsu;
- wire D_op_mulxuu;
- wire D_op_nextpc;
- wire D_op_nor;
- wire D_op_opx;
- wire D_op_or;
- wire D_op_orhi;
- wire D_op_ori;
- wire D_op_rdctl;
- wire D_op_rdprs;
- wire D_op_ret;
- wire D_op_rol;
- wire D_op_roli;
- wire D_op_ror;
- wire D_op_rsv02;
- wire D_op_rsv09;
- wire D_op_rsv10;
- wire D_op_rsv17;
- wire D_op_rsv18;
- wire D_op_rsv25;
- wire D_op_rsv26;
- wire D_op_rsv33;
- wire D_op_rsv34;
- wire D_op_rsv41;
- wire D_op_rsv42;
- wire D_op_rsv49;
- wire D_op_rsv57;
- wire D_op_rsv61;
- wire D_op_rsv62;
- wire D_op_rsv63;
- wire D_op_rsvx00;
- wire D_op_rsvx10;
- wire D_op_rsvx15;
- wire D_op_rsvx17;
- wire D_op_rsvx21;
- wire D_op_rsvx25;
- wire D_op_rsvx33;
- wire D_op_rsvx34;
- wire D_op_rsvx35;
- wire D_op_rsvx42;
- wire D_op_rsvx43;
- wire D_op_rsvx44;
- wire D_op_rsvx47;
- wire D_op_rsvx50;
- wire D_op_rsvx51;
- wire D_op_rsvx55;
- wire D_op_rsvx56;
- wire D_op_rsvx60;
- wire D_op_rsvx63;
- wire D_op_sll;
- wire D_op_slli;
- wire D_op_sra;
- wire D_op_srai;
- wire D_op_srl;
- wire D_op_srli;
- wire D_op_stb;
- wire D_op_stbio;
- wire D_op_stc;
- wire D_op_sth;
- wire D_op_sthio;
- wire D_op_stw;
- wire D_op_stwio;
- wire D_op_sub;
- wire D_op_sync;
- wire D_op_trap;
- wire D_op_wrctl;
- wire D_op_wrprs;
- wire D_op_xor;
- wire D_op_xorhi;
- wire D_op_xori;
- reg D_valid;
- wire [ 55: 0] D_vinst;
- wire D_wr_dst_reg;
- wire [ 31: 0] E_alu_result;
- reg E_alu_sub;
- wire [ 32: 0] E_arith_result;
- wire [ 31: 0] E_arith_src1;
- wire [ 31: 0] E_arith_src2;
- wire E_ci_multi_stall;
- wire [ 31: 0] E_ci_result;
- wire E_cmp_result;
- wire [ 31: 0] E_control_rd_data;
- wire E_eq;
- reg E_invert_arith_src_msb;
- wire E_ld_stall;
- wire [ 31: 0] E_logic_result;
- wire E_logic_result_is_0;
- wire E_lt;
- wire [ 18: 0] E_mem_baddr;
- wire [ 3: 0] E_mem_byte_en;
- reg E_new_inst;
- reg [ 4: 0] E_shift_rot_cnt;
- wire [ 4: 0] E_shift_rot_cnt_nxt;
- wire E_shift_rot_done;
- wire E_shift_rot_fill_bit;
- reg [ 31: 0] E_shift_rot_result;
- wire [ 31: 0] E_shift_rot_result_nxt;
- wire E_shift_rot_stall;
- reg [ 31: 0] E_src1;
- reg [ 31: 0] E_src2;
- wire [ 31: 0] E_st_data;
- wire E_st_stall;
- wire E_stall;
- reg E_valid;
- wire [ 55: 0] E_vinst;
- wire E_wrctl_bstatus;
- wire E_wrctl_estatus;
- wire E_wrctl_ienable;
- wire E_wrctl_status;
- wire [ 31: 0] F_av_iw;
- wire [ 4: 0] F_av_iw_a;
- wire [ 4: 0] F_av_iw_b;
- wire [ 4: 0] F_av_iw_c;
- wire [ 2: 0] F_av_iw_control_regnum;
- wire [ 7: 0] F_av_iw_custom_n;
- wire F_av_iw_custom_readra;
- wire F_av_iw_custom_readrb;
- wire F_av_iw_custom_writerc;
- wire [ 15: 0] F_av_iw_imm16;
- wire [ 25: 0] F_av_iw_imm26;
- wire [ 4: 0] F_av_iw_imm5;
- wire [ 1: 0] F_av_iw_memsz;
- wire [ 5: 0] F_av_iw_op;
- wire [ 5: 0] F_av_iw_opx;
- wire [ 4: 0] F_av_iw_shift_imm5;
- wire [ 4: 0] F_av_iw_trap_break_imm5;
- wire F_av_mem16;
- wire F_av_mem32;
- wire F_av_mem8;
- wire [ 55: 0] F_inst;
- wire [ 31: 0] F_iw;
- wire [ 4: 0] F_iw_a;
- wire [ 4: 0] F_iw_b;
- wire [ 4: 0] F_iw_c;
- wire [ 2: 0] F_iw_control_regnum;
- wire [ 7: 0] F_iw_custom_n;
- wire F_iw_custom_readra;
- wire F_iw_custom_readrb;
- wire F_iw_custom_writerc;
- wire [ 15: 0] F_iw_imm16;
- wire [ 25: 0] F_iw_imm26;
- wire [ 4: 0] F_iw_imm5;
- wire [ 1: 0] F_iw_memsz;
- wire [ 5: 0] F_iw_op;
- wire [ 5: 0] F_iw_opx;
- wire [ 4: 0] F_iw_shift_imm5;
- wire [ 4: 0] F_iw_trap_break_imm5;
- wire F_mem16;
- wire F_mem32;
- wire F_mem8;
- wire F_op_add;
- wire F_op_addi;
- wire F_op_and;
- wire F_op_andhi;
- wire F_op_andi;
- wire F_op_beq;
- wire F_op_bge;
- wire F_op_bgeu;
- wire F_op_blt;
- wire F_op_bltu;
- wire F_op_bne;
- wire F_op_br;
- wire F_op_break;
- wire F_op_bret;
- wire F_op_call;
- wire F_op_callr;
- wire F_op_cmpeq;
- wire F_op_cmpeqi;
- wire F_op_cmpge;
- wire F_op_cmpgei;
- wire F_op_cmpgeu;
- wire F_op_cmpgeui;
- wire F_op_cmplt;
- wire F_op_cmplti;
- wire F_op_cmpltu;
- wire F_op_cmpltui;
- wire F_op_cmpne;
- wire F_op_cmpnei;
- wire F_op_crst;
- wire F_op_custom;
- wire F_op_div;
- wire F_op_divu;
- wire F_op_eret;
- wire F_op_flushd;
- wire F_op_flushda;
- wire F_op_flushi;
- wire F_op_flushp;
- wire F_op_hbreak;
- wire F_op_initd;
- wire F_op_initda;
- wire F_op_initi;
- wire F_op_intr;
- wire F_op_jmp;
- wire F_op_jmpi;
- wire F_op_ldb;
- wire F_op_ldbio;
- wire F_op_ldbu;
- wire F_op_ldbuio;
- wire F_op_ldh;
- wire F_op_ldhio;
- wire F_op_ldhu;
- wire F_op_ldhuio;
- wire F_op_ldl;
- wire F_op_ldw;
- wire F_op_ldwio;
- wire F_op_mul;
- wire F_op_muli;
- wire F_op_mulxss;
- wire F_op_mulxsu;
- wire F_op_mulxuu;
- wire F_op_nextpc;
- wire F_op_nor;
- wire F_op_opx;
- wire F_op_or;
- wire F_op_orhi;
- wire F_op_ori;
- wire F_op_rdctl;
- wire F_op_rdprs;
- wire F_op_ret;
- wire F_op_rol;
- wire F_op_roli;
- wire F_op_ror;
- wire F_op_rsv02;
- wire F_op_rsv09;
- wire F_op_rsv10;
- wire F_op_rsv17;
- wire F_op_rsv18;
- wire F_op_rsv25;
- wire F_op_rsv26;
- wire F_op_rsv33;
- wire F_op_rsv34;
- wire F_op_rsv41;
- wire F_op_rsv42;
- wire F_op_rsv49;
- wire F_op_rsv57;
- wire F_op_rsv61;
- wire F_op_rsv62;
- wire F_op_rsv63;
- wire F_op_rsvx00;
- wire F_op_rsvx10;
- wire F_op_rsvx15;
- wire F_op_rsvx17;
- wire F_op_rsvx21;
- wire F_op_rsvx25;
- wire F_op_rsvx33;
- wire F_op_rsvx34;
- wire F_op_rsvx35;
- wire F_op_rsvx42;
- wire F_op_rsvx43;
- wire F_op_rsvx44;
- wire F_op_rsvx47;
- wire F_op_rsvx50;
- wire F_op_rsvx51;
- wire F_op_rsvx55;
- wire F_op_rsvx56;
- wire F_op_rsvx60;
- wire F_op_rsvx63;
- wire F_op_sll;
- wire F_op_slli;
- wire F_op_sra;
- wire F_op_srai;
- wire F_op_srl;
- wire F_op_srli;
- wire F_op_stb;
- wire F_op_stbio;
- wire F_op_stc;
- wire F_op_sth;
- wire F_op_sthio;
- wire F_op_stw;
- wire F_op_stwio;
- wire F_op_sub;
- wire F_op_sync;
- wire F_op_trap;
- wire F_op_wrctl;
- wire F_op_wrprs;
- wire F_op_xor;
- wire F_op_xorhi;
- wire F_op_xori;
- reg [ 16: 0] F_pc /* synthesis ALTERA_IP_DEBUG_VISIBLE = 1 */;
- wire F_pc_en;
- wire [ 16: 0] F_pc_no_crst_nxt;
- wire [ 16: 0] F_pc_nxt;
- wire [ 16: 0] F_pc_plus_one;
- wire [ 1: 0] F_pc_sel_nxt;
- wire [ 18: 0] F_pcb;
- wire [ 18: 0] F_pcb_nxt;
- wire [ 18: 0] F_pcb_plus_four;
- wire F_valid;
- wire [ 55: 0] F_vinst;
- reg [ 1: 0] R_compare_op;
- reg R_ctrl_alu_force_xor;
- wire R_ctrl_alu_force_xor_nxt;
- reg R_ctrl_alu_signed_comparison;
- wire R_ctrl_alu_signed_comparison_nxt;
- reg R_ctrl_alu_subtract;
- wire R_ctrl_alu_subtract_nxt;
- reg R_ctrl_b_is_dst;
- wire R_ctrl_b_is_dst_nxt;
- reg R_ctrl_br;
- reg R_ctrl_br_cmp;
- wire R_ctrl_br_cmp_nxt;
- wire R_ctrl_br_nxt;
- reg R_ctrl_br_uncond;
- wire R_ctrl_br_uncond_nxt;
- reg R_ctrl_break;
- wire R_ctrl_break_nxt;
- reg R_ctrl_crst;
- wire R_ctrl_crst_nxt;
- reg R_ctrl_custom;
- reg R_ctrl_custom_multi;
- wire R_ctrl_custom_multi_nxt;
- wire R_ctrl_custom_nxt;
- reg R_ctrl_exception;
- wire R_ctrl_exception_nxt;
- reg R_ctrl_force_src2_zero;
- wire R_ctrl_force_src2_zero_nxt;
- reg R_ctrl_hi_imm16;
- wire R_ctrl_hi_imm16_nxt;
- reg R_ctrl_ignore_dst;
- wire R_ctrl_ignore_dst_nxt;
- reg R_ctrl_implicit_dst_eretaddr;
- wire R_ctrl_implicit_dst_eretaddr_nxt;
- reg R_ctrl_implicit_dst_retaddr;
- wire R_ctrl_implicit_dst_retaddr_nxt;
- reg R_ctrl_jmp_direct;
- wire R_ctrl_jmp_direct_nxt;
- reg R_ctrl_jmp_indirect;
- wire R_ctrl_jmp_indirect_nxt;
- reg R_ctrl_ld;
- reg R_ctrl_ld_io;
- wire R_ctrl_ld_io_nxt;
- reg R_ctrl_ld_non_io;
- wire R_ctrl_ld_non_io_nxt;
- wire R_ctrl_ld_nxt;
- reg R_ctrl_ld_signed;
- wire R_ctrl_ld_signed_nxt;
- reg R_ctrl_logic;
- wire R_ctrl_logic_nxt;
- reg R_ctrl_rdctl_inst;
- wire R_ctrl_rdctl_inst_nxt;
- reg R_ctrl_retaddr;
- wire R_ctrl_retaddr_nxt;
- reg R_ctrl_rot_right;
- wire R_ctrl_rot_right_nxt;
- reg R_ctrl_shift_logical;
- wire R_ctrl_shift_logical_nxt;
- reg R_ctrl_shift_right_arith;
- wire R_ctrl_shift_right_arith_nxt;
- reg R_ctrl_shift_rot;
- wire R_ctrl_shift_rot_nxt;
- reg R_ctrl_shift_rot_right;
- wire R_ctrl_shift_rot_right_nxt;
- reg R_ctrl_src2_choose_imm;
- wire R_ctrl_src2_choose_imm_nxt;
- reg R_ctrl_st;
- wire R_ctrl_st_nxt;
- reg R_ctrl_uncond_cti_non_br;
- wire R_ctrl_uncond_cti_non_br_nxt;
- reg R_ctrl_unsigned_lo_imm16;
- wire R_ctrl_unsigned_lo_imm16_nxt;
- reg R_ctrl_wrctl_inst;
- wire R_ctrl_wrctl_inst_nxt;
- reg [ 4: 0] R_dst_regnum /* synthesis ALTERA_IP_DEBUG_VISIBLE = 1 */;
- wire R_en;
- reg [ 1: 0] R_logic_op;
- wire [ 31: 0] R_rf_a;
- wire [ 31: 0] R_rf_b;
- wire [ 31: 0] R_src1;
- wire [ 31: 0] R_src2;
- wire [ 15: 0] R_src2_hi;
- wire [ 15: 0] R_src2_lo;
- reg R_src2_use_imm;
- wire [ 7: 0] R_stb_data;
- wire [ 15: 0] R_sth_data;
- reg R_valid;
- wire [ 55: 0] R_vinst;
- reg R_wr_dst_reg;
- reg [ 31: 0] W_alu_result;
- wire W_br_taken;
- reg W_bstatus_reg;
- wire W_bstatus_reg_inst_nxt;
- wire W_bstatus_reg_nxt;
- reg W_cmp_result;
- reg [ 31: 0] W_control_rd_data;
- reg W_estatus_reg;
- wire W_estatus_reg_inst_nxt;
- wire W_estatus_reg_nxt;
- reg [ 31: 0] W_ienable_reg;
- wire [ 31: 0] W_ienable_reg_nxt;
- reg [ 31: 0] W_ipending_reg;
- wire [ 31: 0] W_ipending_reg_nxt;
- wire [ 18: 0] W_mem_baddr;
- wire [ 31: 0] W_rf_wr_data;
- wire W_rf_wren;
- wire W_status_reg;
- reg W_status_reg_pie;
- wire W_status_reg_pie_inst_nxt;
- wire W_status_reg_pie_nxt;
- reg W_valid /* synthesis ALTERA_IP_DEBUG_VISIBLE = 1 */;
- wire [ 55: 0] W_vinst;
- wire [ 31: 0] W_wr_data;
- wire [ 31: 0] W_wr_data_non_zero;
- wire av_fill_bit;
- reg [ 1: 0] av_ld_align_cycle;
- wire [ 1: 0] av_ld_align_cycle_nxt;
- wire av_ld_align_one_more_cycle;
- reg av_ld_aligning_data;
- wire av_ld_aligning_data_nxt;
- reg [ 7: 0] av_ld_byte0_data;
- wire [ 7: 0] av_ld_byte0_data_nxt;
- reg [ 7: 0] av_ld_byte1_data;
- wire av_ld_byte1_data_en;
- wire [ 7: 0] av_ld_byte1_data_nxt;
- reg [ 7: 0] av_ld_byte2_data;
- wire [ 7: 0] av_ld_byte2_data_nxt;
- reg [ 7: 0] av_ld_byte3_data;
- wire [ 7: 0] av_ld_byte3_data_nxt;
- wire [ 31: 0] av_ld_data_aligned_filtered;
- wire [ 31: 0] av_ld_data_aligned_unfiltered;
- wire av_ld_done;
- wire av_ld_extend;
- wire av_ld_getting_data;
- wire av_ld_rshift8;
- reg av_ld_waiting_for_data;
- wire av_ld_waiting_for_data_nxt;
- wire av_sign_bit;
- wire [ 18: 0] d_address;
- reg [ 3: 0] d_byteenable;
- reg d_read;
- wire d_read_nxt;
- wire d_write;
- wire d_write_nxt;
- reg [ 31: 0] d_writedata;
- reg hbreak_enabled;
- reg hbreak_pending;
- wire hbreak_pending_nxt;
- wire hbreak_req;
- wire [ 18: 0] i_address;
- reg i_read;
- wire i_read_nxt;
- wire [ 31: 0] iactive;
- wire intr_req;
- wire jtag_debug_module_clk;
- wire jtag_debug_module_debugaccess_to_roms;
- wire [ 31: 0] jtag_debug_module_readdata;
- wire jtag_debug_module_reset;
- wire jtag_debug_module_resetrequest;
- wire jtag_debug_module_waitrequest;
- wire no_ci_readra;
- wire oci_hbreak_req;
- wire [ 31: 0] oci_ienable;
- wire oci_single_step_mode;
- wire oci_tb_hbreak_req;
- wire test_ending;
- wire test_has_ended;
- reg wait_for_one_post_bret_inst;
- //the_nios_system_nios2_processor_test_bench, which is an e_instance
- nios_system_nios2_processor_test_bench the_nios_system_nios2_processor_test_bench
- (
- .D_iw (D_iw),
- .D_iw_op (D_iw_op),
- .D_iw_opx (D_iw_opx),
- .D_valid (D_valid),
- .E_valid (E_valid),
- .F_pcb (F_pcb),
- .F_valid (F_valid),
- .R_ctrl_ld (R_ctrl_ld),
- .R_ctrl_ld_non_io (R_ctrl_ld_non_io),
- .R_dst_regnum (R_dst_regnum),
- .R_wr_dst_reg (R_wr_dst_reg),
- .W_valid (W_valid),
- .W_vinst (W_vinst),
- .W_wr_data (W_wr_data),
- .av_ld_data_aligned_filtered (av_ld_data_aligned_filtered),
- .av_ld_data_aligned_unfiltered (av_ld_data_aligned_unfiltered),
- .clk (clk),
- .d_address (d_address),
- .d_byteenable (d_byteenable),
- .d_read (d_read),
- .d_write (d_write),
- .d_write_nxt (d_write_nxt),
- .i_address (i_address),
- .i_read (i_read),
- .i_readdata (i_readdata),
- .i_waitrequest (i_waitrequest),
- .reset_n (reset_n),
- .test_has_ended (test_has_ended)
- );
-
- assign F_av_iw_a = F_av_iw[31 : 27];
- assign F_av_iw_b = F_av_iw[26 : 22];
- assign F_av_iw_c = F_av_iw[21 : 17];
- assign F_av_iw_custom_n = F_av_iw[13 : 6];
- assign F_av_iw_custom_readra = F_av_iw[16];
- assign F_av_iw_custom_readrb = F_av_iw[15];
- assign F_av_iw_custom_writerc = F_av_iw[14];
- assign F_av_iw_opx = F_av_iw[16 : 11];
- assign F_av_iw_op = F_av_iw[5 : 0];
- assign F_av_iw_shift_imm5 = F_av_iw[10 : 6];
- assign F_av_iw_trap_break_imm5 = F_av_iw[10 : 6];
- assign F_av_iw_imm5 = F_av_iw[10 : 6];
- assign F_av_iw_imm16 = F_av_iw[21 : 6];
- assign F_av_iw_imm26 = F_av_iw[31 : 6];
- assign F_av_iw_memsz = F_av_iw[4 : 3];
- assign F_av_iw_control_regnum = F_av_iw[8 : 6];
- assign F_av_mem8 = F_av_iw_memsz == 2'b00;
- assign F_av_mem16 = F_av_iw_memsz == 2'b01;
- assign F_av_mem32 = F_av_iw_memsz[1] == 1'b1;
- assign F_iw_a = F_iw[31 : 27];
- assign F_iw_b = F_iw[26 : 22];
- assign F_iw_c = F_iw[21 : 17];
- assign F_iw_custom_n = F_iw[13 : 6];
- assign F_iw_custom_readra = F_iw[16];
- assign F_iw_custom_readrb = F_iw[15];
- assign F_iw_custom_writerc = F_iw[14];
- assign F_iw_opx = F_iw[16 : 11];
- assign F_iw_op = F_iw[5 : 0];
- assign F_iw_shift_imm5 = F_iw[10 : 6];
- assign F_iw_trap_break_imm5 = F_iw[10 : 6];
- assign F_iw_imm5 = F_iw[10 : 6];
- assign F_iw_imm16 = F_iw[21 : 6];
- assign F_iw_imm26 = F_iw[31 : 6];
- assign F_iw_memsz = F_iw[4 : 3];
- assign F_iw_control_regnum = F_iw[8 : 6];
- assign F_mem8 = F_iw_memsz == 2'b00;
- assign F_mem16 = F_iw_memsz == 2'b01;
- assign F_mem32 = F_iw_memsz[1] == 1'b1;
- assign D_iw_a = D_iw[31 : 27];
- assign D_iw_b = D_iw[26 : 22];
- assign D_iw_c = D_iw[21 : 17];
- assign D_iw_custom_n = D_iw[13 : 6];
- assign D_iw_custom_readra = D_iw[16];
- assign D_iw_custom_readrb = D_iw[15];
- assign D_iw_custom_writerc = D_iw[14];
- assign D_iw_opx = D_iw[16 : 11];
- assign D_iw_op = D_iw[5 : 0];
- assign D_iw_shift_imm5 = D_iw[10 : 6];
- assign D_iw_trap_break_imm5 = D_iw[10 : 6];
- assign D_iw_imm5 = D_iw[10 : 6];
- assign D_iw_imm16 = D_iw[21 : 6];
- assign D_iw_imm26 = D_iw[31 : 6];
- assign D_iw_memsz = D_iw[4 : 3];
- assign D_iw_control_regnum = D_iw[8 : 6];
- assign D_mem8 = D_iw_memsz == 2'b00;
- assign D_mem16 = D_iw_memsz == 2'b01;
- assign D_mem32 = D_iw_memsz[1] == 1'b1;
- assign F_op_call = F_iw_op == 0;
- assign F_op_jmpi = F_iw_op == 1;
- assign F_op_ldbu = F_iw_op == 3;
- assign F_op_addi = F_iw_op == 4;
- assign F_op_stb = F_iw_op == 5;
- assign F_op_br = F_iw_op == 6;
- assign F_op_ldb = F_iw_op == 7;
- assign F_op_cmpgei = F_iw_op == 8;
- assign F_op_ldhu = F_iw_op == 11;
- assign F_op_andi = F_iw_op == 12;
- assign F_op_sth = F_iw_op == 13;
- assign F_op_bge = F_iw_op == 14;
- assign F_op_ldh = F_iw_op == 15;
- assign F_op_cmplti = F_iw_op == 16;
- assign F_op_initda = F_iw_op == 19;
- assign F_op_ori = F_iw_op == 20;
- assign F_op_stw = F_iw_op == 21;
- assign F_op_blt = F_iw_op == 22;
- assign F_op_ldw = F_iw_op == 23;
- assign F_op_cmpnei = F_iw_op == 24;
- assign F_op_flushda = F_iw_op == 27;
- assign F_op_xori = F_iw_op == 28;
- assign F_op_stc = F_iw_op == 29;
- assign F_op_bne = F_iw_op == 30;
- assign F_op_ldl = F_iw_op == 31;
- assign F_op_cmpeqi = F_iw_op == 32;
- assign F_op_ldbuio = F_iw_op == 35;
- assign F_op_muli = F_iw_op == 36;
- assign F_op_stbio = F_iw_op == 37;
- assign F_op_beq = F_iw_op == 38;
- assign F_op_ldbio = F_iw_op == 39;
- assign F_op_cmpgeui = F_iw_op == 40;
- assign F_op_ldhuio = F_iw_op == 43;
- assign F_op_andhi = F_iw_op == 44;
- assign F_op_sthio = F_iw_op == 45;
- assign F_op_bgeu = F_iw_op == 46;
- assign F_op_ldhio = F_iw_op == 47;
- assign F_op_cmpltui = F_iw_op == 48;
- assign F_op_initd = F_iw_op == 51;
- assign F_op_orhi = F_iw_op == 52;
- assign F_op_stwio = F_iw_op == 53;
- assign F_op_bltu = F_iw_op == 54;
- assign F_op_ldwio = F_iw_op == 55;
- assign F_op_rdprs = F_iw_op == 56;
- assign F_op_flushd = F_iw_op == 59;
- assign F_op_xorhi = F_iw_op == 60;
- assign F_op_rsv02 = F_iw_op == 2;
- assign F_op_rsv09 = F_iw_op == 9;
- assign F_op_rsv10 = F_iw_op == 10;
- assign F_op_rsv17 = F_iw_op == 17;
- assign F_op_rsv18 = F_iw_op == 18;
- assign F_op_rsv25 = F_iw_op == 25;
- assign F_op_rsv26 = F_iw_op == 26;
- assign F_op_rsv33 = F_iw_op == 33;
- assign F_op_rsv34 = F_iw_op == 34;
- assign F_op_rsv41 = F_iw_op == 41;
- assign F_op_rsv42 = F_iw_op == 42;
- assign F_op_rsv49 = F_iw_op == 49;
- assign F_op_rsv57 = F_iw_op == 57;
- assign F_op_rsv61 = F_iw_op == 61;
- assign F_op_rsv62 = F_iw_op == 62;
- assign F_op_rsv63 = F_iw_op == 63;
- assign F_op_eret = F_op_opx & (F_iw_opx == 1);
- assign F_op_roli = F_op_opx & (F_iw_opx == 2);
- assign F_op_rol = F_op_opx & (F_iw_opx == 3);
- assign F_op_flushp = F_op_opx & (F_iw_opx == 4);
- assign F_op_ret = F_op_opx & (F_iw_opx == 5);
- assign F_op_nor = F_op_opx & (F_iw_opx == 6);
- assign F_op_mulxuu = F_op_opx & (F_iw_opx == 7);
- assign F_op_cmpge = F_op_opx & (F_iw_opx == 8);
- assign F_op_bret = F_op_opx & (F_iw_opx == 9);
- assign F_op_ror = F_op_opx & (F_iw_opx == 11);
- assign F_op_flushi = F_op_opx & (F_iw_opx == 12);
- assign F_op_jmp = F_op_opx & (F_iw_opx == 13);
- assign F_op_and = F_op_opx & (F_iw_opx == 14);
- assign F_op_cmplt = F_op_opx & (F_iw_opx == 16);
- assign F_op_slli = F_op_opx & (F_iw_opx == 18);
- assign F_op_sll = F_op_opx & (F_iw_opx == 19);
- assign F_op_wrprs = F_op_opx & (F_iw_opx == 20);
- assign F_op_or = F_op_opx & (F_iw_opx == 22);
- assign F_op_mulxsu = F_op_opx & (F_iw_opx == 23);
- assign F_op_cmpne = F_op_opx & (F_iw_opx == 24);
- assign F_op_srli = F_op_opx & (F_iw_opx == 26);
- assign F_op_srl = F_op_opx & (F_iw_opx == 27);
- assign F_op_nextpc = F_op_opx & (F_iw_opx == 28);
- assign F_op_callr = F_op_opx & (F_iw_opx == 29);
- assign F_op_xor = F_op_opx & (F_iw_opx == 30);
- assign F_op_mulxss = F_op_opx & (F_iw_opx == 31);
- assign F_op_cmpeq = F_op_opx & (F_iw_opx == 32);
- assign F_op_divu = F_op_opx & (F_iw_opx == 36);
- assign F_op_div = F_op_opx & (F_iw_opx == 37);
- assign F_op_rdctl = F_op_opx & (F_iw_opx == 38);
- assign F_op_mul = F_op_opx & (F_iw_opx == 39);
- assign F_op_cmpgeu = F_op_opx & (F_iw_opx == 40);
- assign F_op_initi = F_op_opx & (F_iw_opx == 41);
- assign F_op_trap = F_op_opx & (F_iw_opx == 45);
- assign F_op_wrctl = F_op_opx & (F_iw_opx == 46);
- assign F_op_cmpltu = F_op_opx & (F_iw_opx == 48);
- assign F_op_add = F_op_opx & (F_iw_opx == 49);
- assign F_op_break = F_op_opx & (F_iw_opx == 52);
- assign F_op_hbreak = F_op_opx & (F_iw_opx == 53);
- assign F_op_sync = F_op_opx & (F_iw_opx == 54);
- assign F_op_sub = F_op_opx & (F_iw_opx == 57);
- assign F_op_srai = F_op_opx & (F_iw_opx == 58);
- assign F_op_sra = F_op_opx & (F_iw_opx == 59);
- assign F_op_intr = F_op_opx & (F_iw_opx == 61);
- assign F_op_crst = F_op_opx & (F_iw_opx == 62);
- assign F_op_rsvx00 = F_op_opx & (F_iw_opx == 0);
- assign F_op_rsvx10 = F_op_opx & (F_iw_opx == 10);
- assign F_op_rsvx15 = F_op_opx & (F_iw_opx == 15);
- assign F_op_rsvx17 = F_op_opx & (F_iw_opx == 17);
- assign F_op_rsvx21 = F_op_opx & (F_iw_opx == 21);
- assign F_op_rsvx25 = F_op_opx & (F_iw_opx == 25);
- assign F_op_rsvx33 = F_op_opx & (F_iw_opx == 33);
- assign F_op_rsvx34 = F_op_opx & (F_iw_opx == 34);
- assign F_op_rsvx35 = F_op_opx & (F_iw_opx == 35);
- assign F_op_rsvx42 = F_op_opx & (F_iw_opx == 42);
- assign F_op_rsvx43 = F_op_opx & (F_iw_opx == 43);
- assign F_op_rsvx44 = F_op_opx & (F_iw_opx == 44);
- assign F_op_rsvx47 = F_op_opx & (F_iw_opx == 47);
- assign F_op_rsvx50 = F_op_opx & (F_iw_opx == 50);
- assign F_op_rsvx51 = F_op_opx & (F_iw_opx == 51);
- assign F_op_rsvx55 = F_op_opx & (F_iw_opx == 55);
- assign F_op_rsvx56 = F_op_opx & (F_iw_opx == 56);
- assign F_op_rsvx60 = F_op_opx & (F_iw_opx == 60);
- assign F_op_rsvx63 = F_op_opx & (F_iw_opx == 63);
- assign F_op_opx = F_iw_op == 58;
- assign F_op_custom = F_iw_op == 50;
- assign D_op_call = D_iw_op == 0;
- assign D_op_jmpi = D_iw_op == 1;
- assign D_op_ldbu = D_iw_op == 3;
- assign D_op_addi = D_iw_op == 4;
- assign D_op_stb = D_iw_op == 5;
- assign D_op_br = D_iw_op == 6;
- assign D_op_ldb = D_iw_op == 7;
- assign D_op_cmpgei = D_iw_op == 8;
- assign D_op_ldhu = D_iw_op == 11;
- assign D_op_andi = D_iw_op == 12;
- assign D_op_sth = D_iw_op == 13;
- assign D_op_bge = D_iw_op == 14;
- assign D_op_ldh = D_iw_op == 15;
- assign D_op_cmplti = D_iw_op == 16;
- assign D_op_initda = D_iw_op == 19;
- assign D_op_ori = D_iw_op == 20;
- assign D_op_stw = D_iw_op == 21;
- assign D_op_blt = D_iw_op == 22;
- assign D_op_ldw = D_iw_op == 23;
- assign D_op_cmpnei = D_iw_op == 24;
- assign D_op_flushda = D_iw_op == 27;
- assign D_op_xori = D_iw_op == 28;
- assign D_op_stc = D_iw_op == 29;
- assign D_op_bne = D_iw_op == 30;
- assign D_op_ldl = D_iw_op == 31;
- assign D_op_cmpeqi = D_iw_op == 32;
- assign D_op_ldbuio = D_iw_op == 35;
- assign D_op_muli = D_iw_op == 36;
- assign D_op_stbio = D_iw_op == 37;
- assign D_op_beq = D_iw_op == 38;
- assign D_op_ldbio = D_iw_op == 39;
- assign D_op_cmpgeui = D_iw_op == 40;
- assign D_op_ldhuio = D_iw_op == 43;
- assign D_op_andhi = D_iw_op == 44;
- assign D_op_sthio = D_iw_op == 45;
- assign D_op_bgeu = D_iw_op == 46;
- assign D_op_ldhio = D_iw_op == 47;
- assign D_op_cmpltui = D_iw_op == 48;
- assign D_op_initd = D_iw_op == 51;
- assign D_op_orhi = D_iw_op == 52;
- assign D_op_stwio = D_iw_op == 53;
- assign D_op_bltu = D_iw_op == 54;
- assign D_op_ldwio = D_iw_op == 55;
- assign D_op_rdprs = D_iw_op == 56;
- assign D_op_flushd = D_iw_op == 59;
- assign D_op_xorhi = D_iw_op == 60;
- assign D_op_rsv02 = D_iw_op == 2;
- assign D_op_rsv09 = D_iw_op == 9;
- assign D_op_rsv10 = D_iw_op == 10;
- assign D_op_rsv17 = D_iw_op == 17;
- assign D_op_rsv18 = D_iw_op == 18;
- assign D_op_rsv25 = D_iw_op == 25;
- assign D_op_rsv26 = D_iw_op == 26;
- assign D_op_rsv33 = D_iw_op == 33;
- assign D_op_rsv34 = D_iw_op == 34;
- assign D_op_rsv41 = D_iw_op == 41;
- assign D_op_rsv42 = D_iw_op == 42;
- assign D_op_rsv49 = D_iw_op == 49;
- assign D_op_rsv57 = D_iw_op == 57;
- assign D_op_rsv61 = D_iw_op == 61;
- assign D_op_rsv62 = D_iw_op == 62;
- assign D_op_rsv63 = D_iw_op == 63;
- assign D_op_eret = D_op_opx & (D_iw_opx == 1);
- assign D_op_roli = D_op_opx & (D_iw_opx == 2);
- assign D_op_rol = D_op_opx & (D_iw_opx == 3);
- assign D_op_flushp = D_op_opx & (D_iw_opx == 4);
- assign D_op_ret = D_op_opx & (D_iw_opx == 5);
- assign D_op_nor = D_op_opx & (D_iw_opx == 6);
- assign D_op_mulxuu = D_op_opx & (D_iw_opx == 7);
- assign D_op_cmpge = D_op_opx & (D_iw_opx == 8);
- assign D_op_bret = D_op_opx & (D_iw_opx == 9);
- assign D_op_ror = D_op_opx & (D_iw_opx == 11);
- assign D_op_flushi = D_op_opx & (D_iw_opx == 12);
- assign D_op_jmp = D_op_opx & (D_iw_opx == 13);
- assign D_op_and = D_op_opx & (D_iw_opx == 14);
- assign D_op_cmplt = D_op_opx & (D_iw_opx == 16);
- assign D_op_slli = D_op_opx & (D_iw_opx == 18);
- assign D_op_sll = D_op_opx & (D_iw_opx == 19);
- assign D_op_wrprs = D_op_opx & (D_iw_opx == 20);
- assign D_op_or = D_op_opx & (D_iw_opx == 22);
- assign D_op_mulxsu = D_op_opx & (D_iw_opx == 23);
- assign D_op_cmpne = D_op_opx & (D_iw_opx == 24);
- assign D_op_srli = D_op_opx & (D_iw_opx == 26);
- assign D_op_srl = D_op_opx & (D_iw_opx == 27);
- assign D_op_nextpc = D_op_opx & (D_iw_opx == 28);
- assign D_op_callr = D_op_opx & (D_iw_opx == 29);
- assign D_op_xor = D_op_opx & (D_iw_opx == 30);
- assign D_op_mulxss = D_op_opx & (D_iw_opx == 31);
- assign D_op_cmpeq = D_op_opx & (D_iw_opx == 32);
- assign D_op_divu = D_op_opx & (D_iw_opx == 36);
- assign D_op_div = D_op_opx & (D_iw_opx == 37);
- assign D_op_rdctl = D_op_opx & (D_iw_opx == 38);
- assign D_op_mul = D_op_opx & (D_iw_opx == 39);
- assign D_op_cmpgeu = D_op_opx & (D_iw_opx == 40);
- assign D_op_initi = D_op_opx & (D_iw_opx == 41);
- assign D_op_trap = D_op_opx & (D_iw_opx == 45);
- assign D_op_wrctl = D_op_opx & (D_iw_opx == 46);
- assign D_op_cmpltu = D_op_opx & (D_iw_opx == 48);
- assign D_op_add = D_op_opx & (D_iw_opx == 49);
- assign D_op_break = D_op_opx & (D_iw_opx == 52);
- assign D_op_hbreak = D_op_opx & (D_iw_opx == 53);
- assign D_op_sync = D_op_opx & (D_iw_opx == 54);
- assign D_op_sub = D_op_opx & (D_iw_opx == 57);
- assign D_op_srai = D_op_opx & (D_iw_opx == 58);
- assign D_op_sra = D_op_opx & (D_iw_opx == 59);
- assign D_op_intr = D_op_opx & (D_iw_opx == 61);
- assign D_op_crst = D_op_opx & (D_iw_opx == 62);
- assign D_op_rsvx00 = D_op_opx & (D_iw_opx == 0);
- assign D_op_rsvx10 = D_op_opx & (D_iw_opx == 10);
- assign D_op_rsvx15 = D_op_opx & (D_iw_opx == 15);
- assign D_op_rsvx17 = D_op_opx & (D_iw_opx == 17);
- assign D_op_rsvx21 = D_op_opx & (D_iw_opx == 21);
- assign D_op_rsvx25 = D_op_opx & (D_iw_opx == 25);
- assign D_op_rsvx33 = D_op_opx & (D_iw_opx == 33);
- assign D_op_rsvx34 = D_op_opx & (D_iw_opx == 34);
- assign D_op_rsvx35 = D_op_opx & (D_iw_opx == 35);
- assign D_op_rsvx42 = D_op_opx & (D_iw_opx == 42);
- assign D_op_rsvx43 = D_op_opx & (D_iw_opx == 43);
- assign D_op_rsvx44 = D_op_opx & (D_iw_opx == 44);
- assign D_op_rsvx47 = D_op_opx & (D_iw_opx == 47);
- assign D_op_rsvx50 = D_op_opx & (D_iw_opx == 50);
- assign D_op_rsvx51 = D_op_opx & (D_iw_opx == 51);
- assign D_op_rsvx55 = D_op_opx & (D_iw_opx == 55);
- assign D_op_rsvx56 = D_op_opx & (D_iw_opx == 56);
- assign D_op_rsvx60 = D_op_opx & (D_iw_opx == 60);
- assign D_op_rsvx63 = D_op_opx & (D_iw_opx == 63);
- assign D_op_opx = D_iw_op == 58;
- assign D_op_custom = D_iw_op == 50;
- assign R_en = 1'b1;
- assign E_ci_result = 0;
- //custom_instruction_master, which is an e_custom_instruction_master
- assign no_ci_readra = 1'b0;
- assign E_ci_multi_stall = 1'b0;
- assign iactive = d_irq[31 : 0] & 32'b00000000000000000000000000100000;
- assign F_pc_sel_nxt = R_ctrl_exception ? 2'b00 :
- R_ctrl_break ? 2'b01 :
- (W_br_taken | R_ctrl_uncond_cti_non_br) ? 2'b10 :
- 2'b11;
-
- assign F_pc_no_crst_nxt = (F_pc_sel_nxt == 2'b00)? 8 :
- (F_pc_sel_nxt == 2'b01)? 66056 :
- (F_pc_sel_nxt == 2'b10)? E_arith_result[18 : 2] :
- F_pc_plus_one;
-
- assign F_pc_nxt = F_pc_no_crst_nxt;
- assign F_pcb_nxt = {F_pc_nxt, 2'b00};
- assign F_pc_en = W_valid;
- assign F_pc_plus_one = F_pc + 1;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- F_pc <= 0;
- else if (F_pc_en)
- F_pc <= F_pc_nxt;
- end
-
-
- assign F_pcb = {F_pc, 2'b00};
- assign F_pcb_plus_four = {F_pc_plus_one, 2'b00};
- assign F_valid = i_read & ~i_waitrequest;
- assign i_read_nxt = W_valid | (i_read & i_waitrequest);
- assign i_address = {F_pc, 2'b00};
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- i_read <= 1'b1;
- else
- i_read <= i_read_nxt;
- end
-
-
- assign oci_tb_hbreak_req = oci_hbreak_req;
- assign hbreak_req = (oci_tb_hbreak_req | hbreak_pending) & hbreak_enabled & ~(wait_for_one_post_bret_inst & ~W_valid);
- assign hbreak_pending_nxt = hbreak_pending ? hbreak_enabled
- : hbreak_req;
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- wait_for_one_post_bret_inst <= 1'b0;
- else
- wait_for_one_post_bret_inst <= (~hbreak_enabled & oci_single_step_mode) ? 1'b1 : (F_valid | ~oci_single_step_mode) ? 1'b0 : wait_for_one_post_bret_inst;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- hbreak_pending <= 1'b0;
- else
- hbreak_pending <= hbreak_pending_nxt;
- end
-
-
- assign intr_req = W_status_reg_pie & (W_ipending_reg != 0);
- assign F_av_iw = i_readdata;
- assign F_iw = hbreak_req ? 4040762 :
- 1'b0 ? 127034 :
- intr_req ? 3926074 :
- F_av_iw;
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- D_iw <= 0;
- else if (F_valid)
- D_iw <= F_iw;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- D_valid <= 0;
- else
- D_valid <= F_valid;
- end
-
-
- assign D_dst_regnum = D_ctrl_implicit_dst_retaddr ? 5'd31 :
- D_ctrl_implicit_dst_eretaddr ? 5'd29 :
- D_ctrl_b_is_dst ? D_iw_b :
- D_iw_c;
-
- assign D_wr_dst_reg = (D_dst_regnum != 0) & ~D_ctrl_ignore_dst;
- assign D_logic_op_raw = D_op_opx ? D_iw_opx[4 : 3] :
- D_iw_op[4 : 3];
-
- assign D_logic_op = D_ctrl_alu_force_xor ? 2'b11 : D_logic_op_raw;
- assign D_compare_op = D_op_opx ? D_iw_opx[4 : 3] :
- D_iw_op[4 : 3];
-
- assign D_jmp_direct_target_waddr = D_iw[31 : 6];
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_valid <= 0;
- else
- R_valid <= D_valid;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_wr_dst_reg <= 0;
- else
- R_wr_dst_reg <= D_wr_dst_reg;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_dst_regnum <= 0;
- else
- R_dst_regnum <= D_dst_regnum;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_logic_op <= 0;
- else
- R_logic_op <= D_logic_op;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_compare_op <= 0;
- else
- R_compare_op <= D_compare_op;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_src2_use_imm <= 0;
- else
- R_src2_use_imm <= D_ctrl_src2_choose_imm | (D_ctrl_br & R_valid);
- end
-
-
- assign W_rf_wren = (R_wr_dst_reg & W_valid) | ~reset_n;
- assign W_rf_wr_data = R_ctrl_ld ? av_ld_data_aligned_filtered : W_wr_data;
-//nios_system_nios2_processor_register_bank_a, which is an nios_sdp_ram
-nios_system_nios2_processor_register_bank_a_module nios_system_nios2_processor_register_bank_a
- (
- .clock (clk),
- .data (W_rf_wr_data),
- .q (R_rf_a),
- .rdaddress (D_iw_a),
- .wraddress (R_dst_regnum),
- .wren (W_rf_wren)
- );
-
-//synthesis translate_off
-`ifdef NO_PLI
-defparam nios_system_nios2_processor_register_bank_a.lpm_file = "nios_system_nios2_processor_rf_ram_a.dat";
-`else
-defparam nios_system_nios2_processor_register_bank_a.lpm_file = "nios_system_nios2_processor_rf_ram_a.hex";
-`endif
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-//defparam nios_system_nios2_processor_register_bank_a.lpm_file = "nios_system_nios2_processor_rf_ram_a.mif";
-//synthesis read_comments_as_HDL off
-//nios_system_nios2_processor_register_bank_b, which is an nios_sdp_ram
-nios_system_nios2_processor_register_bank_b_module nios_system_nios2_processor_register_bank_b
- (
- .clock (clk),
- .data (W_rf_wr_data),
- .q (R_rf_b),
- .rdaddress (D_iw_b),
- .wraddress (R_dst_regnum),
- .wren (W_rf_wren)
- );
-
-//synthesis translate_off
-`ifdef NO_PLI
-defparam nios_system_nios2_processor_register_bank_b.lpm_file = "nios_system_nios2_processor_rf_ram_b.dat";
-`else
-defparam nios_system_nios2_processor_register_bank_b.lpm_file = "nios_system_nios2_processor_rf_ram_b.hex";
-`endif
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-//defparam nios_system_nios2_processor_register_bank_b.lpm_file = "nios_system_nios2_processor_rf_ram_b.mif";
-//synthesis read_comments_as_HDL off
- assign R_src1 = (((R_ctrl_br & E_valid) | (R_ctrl_retaddr & R_valid)))? {F_pc_plus_one, 2'b00} :
- ((R_ctrl_jmp_direct & E_valid))? {D_jmp_direct_target_waddr, 2'b00} :
- R_rf_a;
-
- assign R_src2_lo = ((R_ctrl_force_src2_zero|R_ctrl_hi_imm16))? 16'b0 :
- (R_src2_use_imm)? D_iw_imm16 :
- R_rf_b[15 : 0];
-
- assign R_src2_hi = ((R_ctrl_force_src2_zero|R_ctrl_unsigned_lo_imm16))? 16'b0 :
- (R_ctrl_hi_imm16)? D_iw_imm16 :
- (R_src2_use_imm)? {16 {D_iw_imm16[15]}} :
- R_rf_b[31 : 16];
-
- assign R_src2 = {R_src2_hi, R_src2_lo};
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_valid <= 0;
- else
- E_valid <= R_valid | E_stall;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_new_inst <= 0;
- else
- E_new_inst <= R_valid;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_src1 <= 0;
- else
- E_src1 <= R_src1;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_src2 <= 0;
- else
- E_src2 <= R_src2;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_invert_arith_src_msb <= 0;
- else
- E_invert_arith_src_msb <= D_ctrl_alu_signed_comparison & R_valid;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_alu_sub <= 0;
- else
- E_alu_sub <= D_ctrl_alu_subtract & R_valid;
- end
-
-
- assign E_stall = E_shift_rot_stall | E_ld_stall | E_st_stall | E_ci_multi_stall;
- assign E_arith_src1 = { E_src1[31] ^ E_invert_arith_src_msb,
- E_src1[30 : 0]};
-
- assign E_arith_src2 = { E_src2[31] ^ E_invert_arith_src_msb,
- E_src2[30 : 0]};
-
- assign E_arith_result = E_alu_sub ?
- E_arith_src1 - E_arith_src2 :
- E_arith_src1 + E_arith_src2;
-
- assign E_mem_baddr = E_arith_result[18 : 0];
- assign E_logic_result = (R_logic_op == 2'b00)? (~(E_src1 | E_src2)) :
- (R_logic_op == 2'b01)? (E_src1 & E_src2) :
- (R_logic_op == 2'b10)? (E_src1 | E_src2) :
- (E_src1 ^ E_src2);
-
- assign E_logic_result_is_0 = E_logic_result == 0;
- assign E_eq = E_logic_result_is_0;
- assign E_lt = E_arith_result[32];
- assign E_cmp_result = (R_compare_op == 2'b00)? E_eq :
- (R_compare_op == 2'b01)? ~E_lt :
- (R_compare_op == 2'b10)? E_lt :
- ~E_eq;
-
- assign E_shift_rot_cnt_nxt = E_new_inst ? E_src2[4 : 0] : E_shift_rot_cnt-1;
- assign E_shift_rot_done = (E_shift_rot_cnt == 0) & ~E_new_inst;
- assign E_shift_rot_stall = R_ctrl_shift_rot & E_valid & ~E_shift_rot_done;
- assign E_shift_rot_fill_bit = R_ctrl_shift_logical ? 1'b0 :
- (R_ctrl_rot_right ? E_shift_rot_result[0] :
- E_shift_rot_result[31]);
-
- assign E_shift_rot_result_nxt = (E_new_inst)? E_src1 :
- (R_ctrl_shift_rot_right)? {E_shift_rot_fill_bit, E_shift_rot_result[31 : 1]} :
- {E_shift_rot_result[30 : 0], E_shift_rot_fill_bit};
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_shift_rot_result <= 0;
- else
- E_shift_rot_result <= E_shift_rot_result_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- E_shift_rot_cnt <= 0;
- else
- E_shift_rot_cnt <= E_shift_rot_cnt_nxt;
- end
-
-
- assign E_control_rd_data = (D_iw_control_regnum == 3'd0)? W_status_reg :
- (D_iw_control_regnum == 3'd1)? W_estatus_reg :
- (D_iw_control_regnum == 3'd2)? W_bstatus_reg :
- (D_iw_control_regnum == 3'd3)? W_ienable_reg :
- (D_iw_control_regnum == 3'd4)? W_ipending_reg :
- 0;
-
- assign E_alu_result = ((R_ctrl_br_cmp | R_ctrl_rdctl_inst))? 0 :
- (R_ctrl_shift_rot)? E_shift_rot_result :
- (R_ctrl_logic)? E_logic_result :
- (R_ctrl_custom)? E_ci_result :
- E_arith_result;
-
- assign R_stb_data = R_rf_b[7 : 0];
- assign R_sth_data = R_rf_b[15 : 0];
- assign E_st_data = (D_mem8)? {R_stb_data, R_stb_data, R_stb_data, R_stb_data} :
- (D_mem16)? {R_sth_data, R_sth_data} :
- R_rf_b;
-
- assign E_mem_byte_en = ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b00, 2'b00})? 4'b0001 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b00, 2'b01})? 4'b0010 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b00, 2'b10})? 4'b0100 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b00, 2'b11})? 4'b1000 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b01, 2'b00})? 4'b0011 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b01, 2'b01})? 4'b0011 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b01, 2'b10})? 4'b1100 :
- ({D_iw_memsz, E_mem_baddr[1 : 0]} == {2'b01, 2'b11})? 4'b1100 :
- 4'b1111;
-
- assign d_read_nxt = (R_ctrl_ld & E_new_inst) | (d_read & d_waitrequest);
- assign E_ld_stall = R_ctrl_ld & ((E_valid & ~av_ld_done) | E_new_inst);
- assign d_write_nxt = (R_ctrl_st & E_new_inst) | (d_write & d_waitrequest);
- assign E_st_stall = d_write_nxt;
- assign d_address = W_mem_baddr;
- assign av_ld_getting_data = d_read & ~d_waitrequest;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- d_read <= 0;
- else
- d_read <= d_read_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- d_writedata <= 0;
- else
- d_writedata <= E_st_data;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- d_byteenable <= 0;
- else
- d_byteenable <= E_mem_byte_en;
- end
-
-
- assign av_ld_align_cycle_nxt = av_ld_getting_data ? 0 : (av_ld_align_cycle+1);
- assign av_ld_align_one_more_cycle = av_ld_align_cycle == (D_mem16 ? 2 : 3);
- assign av_ld_aligning_data_nxt = av_ld_aligning_data ?
- ~av_ld_align_one_more_cycle :
- (~D_mem32 & av_ld_getting_data);
-
- assign av_ld_waiting_for_data_nxt = av_ld_waiting_for_data ?
- ~av_ld_getting_data :
- (R_ctrl_ld & E_new_inst);
-
- assign av_ld_done = ~av_ld_waiting_for_data_nxt & (D_mem32 | ~av_ld_aligning_data_nxt);
- assign av_ld_rshift8 = av_ld_aligning_data &
- (av_ld_align_cycle < (W_mem_baddr[1 : 0]));
-
- assign av_ld_extend = av_ld_aligning_data;
- assign av_ld_byte0_data_nxt = av_ld_rshift8 ? av_ld_byte1_data :
- av_ld_extend ? av_ld_byte0_data :
- d_readdata[7 : 0];
-
- assign av_ld_byte1_data_nxt = av_ld_rshift8 ? av_ld_byte2_data :
- av_ld_extend ? {8 {av_fill_bit}} :
- d_readdata[15 : 8];
-
- assign av_ld_byte2_data_nxt = av_ld_rshift8 ? av_ld_byte3_data :
- av_ld_extend ? {8 {av_fill_bit}} :
- d_readdata[23 : 16];
-
- assign av_ld_byte3_data_nxt = av_ld_rshift8 ? av_ld_byte3_data :
- av_ld_extend ? {8 {av_fill_bit}} :
- d_readdata[31 : 24];
-
- assign av_ld_byte1_data_en = ~(av_ld_extend & D_mem16 & ~av_ld_rshift8);
- assign av_ld_data_aligned_unfiltered = {av_ld_byte3_data, av_ld_byte2_data,
- av_ld_byte1_data, av_ld_byte0_data};
-
- assign av_sign_bit = D_mem16 ? av_ld_byte1_data[7] : av_ld_byte0_data[7];
- assign av_fill_bit = av_sign_bit & R_ctrl_ld_signed;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_align_cycle <= 0;
- else
- av_ld_align_cycle <= av_ld_align_cycle_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_waiting_for_data <= 0;
- else
- av_ld_waiting_for_data <= av_ld_waiting_for_data_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_aligning_data <= 0;
- else
- av_ld_aligning_data <= av_ld_aligning_data_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_byte0_data <= 0;
- else
- av_ld_byte0_data <= av_ld_byte0_data_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_byte1_data <= 0;
- else if (av_ld_byte1_data_en)
- av_ld_byte1_data <= av_ld_byte1_data_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_byte2_data <= 0;
- else
- av_ld_byte2_data <= av_ld_byte2_data_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- av_ld_byte3_data <= 0;
- else
- av_ld_byte3_data <= av_ld_byte3_data_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_valid <= 0;
- else
- W_valid <= E_valid & ~E_stall;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_control_rd_data <= 0;
- else
- W_control_rd_data <= E_control_rd_data;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_cmp_result <= 0;
- else
- W_cmp_result <= E_cmp_result;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_alu_result <= 0;
- else
- W_alu_result <= E_alu_result;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_status_reg_pie <= 0;
- else
- W_status_reg_pie <= W_status_reg_pie_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_estatus_reg <= 0;
- else
- W_estatus_reg <= W_estatus_reg_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_bstatus_reg <= 0;
- else
- W_bstatus_reg <= W_bstatus_reg_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_ienable_reg <= 0;
- else
- W_ienable_reg <= W_ienable_reg_nxt;
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- W_ipending_reg <= 0;
- else
- W_ipending_reg <= W_ipending_reg_nxt;
- end
-
-
- assign W_wr_data_non_zero = R_ctrl_br_cmp ? W_cmp_result :
- R_ctrl_rdctl_inst ? W_control_rd_data :
- W_alu_result[31 : 0];
-
- assign W_wr_data = W_wr_data_non_zero;
- assign W_br_taken = R_ctrl_br & W_cmp_result;
- assign W_mem_baddr = W_alu_result[18 : 0];
- assign W_status_reg = W_status_reg_pie;
- assign E_wrctl_status = R_ctrl_wrctl_inst &
- (D_iw_control_regnum == 3'd0);
-
- assign E_wrctl_estatus = R_ctrl_wrctl_inst &
- (D_iw_control_regnum == 3'd1);
-
- assign E_wrctl_bstatus = R_ctrl_wrctl_inst &
- (D_iw_control_regnum == 3'd2);
-
- assign E_wrctl_ienable = R_ctrl_wrctl_inst &
- (D_iw_control_regnum == 3'd3);
-
- assign W_status_reg_pie_inst_nxt = (R_ctrl_exception | R_ctrl_break | R_ctrl_crst) ? 1'b0 :
- (D_op_eret) ? W_estatus_reg :
- (D_op_bret) ? W_bstatus_reg :
- (E_wrctl_status) ? E_src1[0] :
- W_status_reg_pie;
-
- assign W_status_reg_pie_nxt = E_valid ? W_status_reg_pie_inst_nxt : W_status_reg_pie;
- assign W_estatus_reg_inst_nxt = (R_ctrl_crst) ? 0 :
- (R_ctrl_exception) ? W_status_reg :
- (E_wrctl_estatus) ? E_src1[0] :
- W_estatus_reg;
-
- assign W_estatus_reg_nxt = E_valid ? W_estatus_reg_inst_nxt : W_estatus_reg;
- assign W_bstatus_reg_inst_nxt = (R_ctrl_break) ? W_status_reg :
- (E_wrctl_bstatus) ? E_src1[0] :
- W_bstatus_reg;
-
- assign W_bstatus_reg_nxt = E_valid ? W_bstatus_reg_inst_nxt : W_bstatus_reg;
- assign W_ienable_reg_nxt = ((E_wrctl_ienable & E_valid) ?
- E_src1[31 : 0] : W_ienable_reg) & 32'b00000000000000000000000000100000;
-
- assign W_ipending_reg_nxt = iactive & W_ienable_reg & oci_ienable & 32'b00000000000000000000000000100000;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- hbreak_enabled <= 1'b1;
- else if (E_valid)
- hbreak_enabled <= R_ctrl_break ? 1'b0 : D_op_bret ? 1'b1 : hbreak_enabled;
- end
-
-
- nios_system_nios2_processor_nios2_oci the_nios_system_nios2_processor_nios2_oci
- (
- .D_valid (D_valid),
- .E_st_data (E_st_data),
- .E_valid (E_valid),
- .F_pc (F_pc),
- .address_nxt (jtag_debug_module_address),
- .av_ld_data_aligned_filtered (av_ld_data_aligned_filtered),
- .byteenable_nxt (jtag_debug_module_byteenable),
- .clk (jtag_debug_module_clk),
- .d_address (d_address),
- .d_read (d_read),
- .d_waitrequest (d_waitrequest),
- .d_write (d_write),
- .debugaccess_nxt (jtag_debug_module_debugaccess),
- .hbreak_enabled (hbreak_enabled),
- .jtag_debug_module_debugaccess_to_roms (jtag_debug_module_debugaccess_to_roms),
- .oci_hbreak_req (oci_hbreak_req),
- .oci_ienable (oci_ienable),
- .oci_single_step_mode (oci_single_step_mode),
- .read_nxt (jtag_debug_module_read),
- .readdata (jtag_debug_module_readdata),
- .reset (jtag_debug_module_reset),
- .reset_n (reset_n),
- .resetrequest (jtag_debug_module_resetrequest),
- .test_ending (test_ending),
- .test_has_ended (test_has_ended),
- .waitrequest (jtag_debug_module_waitrequest),
- .write_nxt (jtag_debug_module_write),
- .writedata_nxt (jtag_debug_module_writedata)
- );
-
- //jtag_debug_module, which is an e_avalon_slave
- assign jtag_debug_module_clk = clk;
- assign jtag_debug_module_reset = ~reset_n;
- assign D_ctrl_custom = 1'b0;
- assign R_ctrl_custom_nxt = D_ctrl_custom;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_custom <= 0;
- else if (R_en)
- R_ctrl_custom <= R_ctrl_custom_nxt;
- end
-
-
- assign D_ctrl_custom_multi = 1'b0;
- assign R_ctrl_custom_multi_nxt = D_ctrl_custom_multi;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_custom_multi <= 0;
- else if (R_en)
- R_ctrl_custom_multi <= R_ctrl_custom_multi_nxt;
- end
-
-
- assign D_ctrl_jmp_indirect = D_op_eret|
- D_op_bret|
- D_op_rsvx17|
- D_op_rsvx25|
- D_op_ret|
- D_op_jmp|
- D_op_rsvx21|
- D_op_callr;
-
- assign R_ctrl_jmp_indirect_nxt = D_ctrl_jmp_indirect;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_jmp_indirect <= 0;
- else if (R_en)
- R_ctrl_jmp_indirect <= R_ctrl_jmp_indirect_nxt;
- end
-
-
- assign D_ctrl_jmp_direct = D_op_call|D_op_jmpi;
- assign R_ctrl_jmp_direct_nxt = D_ctrl_jmp_direct;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_jmp_direct <= 0;
- else if (R_en)
- R_ctrl_jmp_direct <= R_ctrl_jmp_direct_nxt;
- end
-
-
- assign D_ctrl_implicit_dst_retaddr = D_op_call|D_op_rsv02;
- assign R_ctrl_implicit_dst_retaddr_nxt = D_ctrl_implicit_dst_retaddr;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_implicit_dst_retaddr <= 0;
- else if (R_en)
- R_ctrl_implicit_dst_retaddr <= R_ctrl_implicit_dst_retaddr_nxt;
- end
-
-
- assign D_ctrl_implicit_dst_eretaddr = D_op_div|D_op_divu|D_op_mul|D_op_muli|D_op_mulxss|D_op_mulxsu|D_op_mulxuu;
- assign R_ctrl_implicit_dst_eretaddr_nxt = D_ctrl_implicit_dst_eretaddr;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_implicit_dst_eretaddr <= 0;
- else if (R_en)
- R_ctrl_implicit_dst_eretaddr <= R_ctrl_implicit_dst_eretaddr_nxt;
- end
-
-
- assign D_ctrl_exception = D_op_trap|
- D_op_rsvx44|
- D_op_div|
- D_op_divu|
- D_op_mul|
- D_op_muli|
- D_op_mulxss|
- D_op_mulxsu|
- D_op_mulxuu|
- D_op_intr|
- D_op_rsvx60;
-
- assign R_ctrl_exception_nxt = D_ctrl_exception;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_exception <= 0;
- else if (R_en)
- R_ctrl_exception <= R_ctrl_exception_nxt;
- end
-
-
- assign D_ctrl_break = D_op_break|D_op_hbreak;
- assign R_ctrl_break_nxt = D_ctrl_break;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_break <= 0;
- else if (R_en)
- R_ctrl_break <= R_ctrl_break_nxt;
- end
-
-
- assign D_ctrl_crst = D_op_crst|D_op_rsvx63;
- assign R_ctrl_crst_nxt = D_ctrl_crst;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_crst <= 0;
- else if (R_en)
- R_ctrl_crst <= R_ctrl_crst_nxt;
- end
-
-
- assign D_ctrl_uncond_cti_non_br = D_op_call|
- D_op_jmpi|
- D_op_eret|
- D_op_bret|
- D_op_rsvx17|
- D_op_rsvx25|
- D_op_ret|
- D_op_jmp|
- D_op_rsvx21|
- D_op_callr;
-
- assign R_ctrl_uncond_cti_non_br_nxt = D_ctrl_uncond_cti_non_br;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_uncond_cti_non_br <= 0;
- else if (R_en)
- R_ctrl_uncond_cti_non_br <= R_ctrl_uncond_cti_non_br_nxt;
- end
-
-
- assign D_ctrl_retaddr = D_op_call|
- D_op_rsv02|
- D_op_nextpc|
- D_op_callr|
- D_op_trap|
- D_op_rsvx44|
- D_op_div|
- D_op_divu|
- D_op_mul|
- D_op_muli|
- D_op_mulxss|
- D_op_mulxsu|
- D_op_mulxuu|
- D_op_intr|
- D_op_rsvx60|
- D_op_break|
- D_op_hbreak;
-
- assign R_ctrl_retaddr_nxt = D_ctrl_retaddr;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_retaddr <= 0;
- else if (R_en)
- R_ctrl_retaddr <= R_ctrl_retaddr_nxt;
- end
-
-
- assign D_ctrl_shift_logical = D_op_slli|D_op_sll|D_op_srli|D_op_srl;
- assign R_ctrl_shift_logical_nxt = D_ctrl_shift_logical;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_shift_logical <= 0;
- else if (R_en)
- R_ctrl_shift_logical <= R_ctrl_shift_logical_nxt;
- end
-
-
- assign D_ctrl_shift_right_arith = D_op_srai|D_op_sra;
- assign R_ctrl_shift_right_arith_nxt = D_ctrl_shift_right_arith;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_shift_right_arith <= 0;
- else if (R_en)
- R_ctrl_shift_right_arith <= R_ctrl_shift_right_arith_nxt;
- end
-
-
- assign D_ctrl_rot_right = D_op_rsvx10|D_op_ror|D_op_rsvx42|D_op_rsvx43;
- assign R_ctrl_rot_right_nxt = D_ctrl_rot_right;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_rot_right <= 0;
- else if (R_en)
- R_ctrl_rot_right <= R_ctrl_rot_right_nxt;
- end
-
-
- assign D_ctrl_shift_rot_right = D_op_srli|
- D_op_srl|
- D_op_srai|
- D_op_sra|
- D_op_rsvx10|
- D_op_ror|
- D_op_rsvx42|
- D_op_rsvx43;
-
- assign R_ctrl_shift_rot_right_nxt = D_ctrl_shift_rot_right;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_shift_rot_right <= 0;
- else if (R_en)
- R_ctrl_shift_rot_right <= R_ctrl_shift_rot_right_nxt;
- end
-
-
- assign D_ctrl_shift_rot = D_op_slli|
- D_op_rsvx50|
- D_op_sll|
- D_op_rsvx51|
- D_op_roli|
- D_op_rsvx34|
- D_op_rol|
- D_op_rsvx35|
- D_op_srli|
- D_op_srl|
- D_op_srai|
- D_op_sra|
- D_op_rsvx10|
- D_op_ror|
- D_op_rsvx42|
- D_op_rsvx43;
-
- assign R_ctrl_shift_rot_nxt = D_ctrl_shift_rot;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_shift_rot <= 0;
- else if (R_en)
- R_ctrl_shift_rot <= R_ctrl_shift_rot_nxt;
- end
-
-
- assign D_ctrl_logic = D_op_and|
- D_op_or|
- D_op_xor|
- D_op_nor|
- D_op_andhi|
- D_op_orhi|
- D_op_xorhi|
- D_op_andi|
- D_op_ori|
- D_op_xori;
-
- assign R_ctrl_logic_nxt = D_ctrl_logic;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_logic <= 0;
- else if (R_en)
- R_ctrl_logic <= R_ctrl_logic_nxt;
- end
-
-
- assign D_ctrl_hi_imm16 = D_op_andhi|D_op_orhi|D_op_xorhi;
- assign R_ctrl_hi_imm16_nxt = D_ctrl_hi_imm16;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_hi_imm16 <= 0;
- else if (R_en)
- R_ctrl_hi_imm16 <= R_ctrl_hi_imm16_nxt;
- end
-
-
- assign D_ctrl_unsigned_lo_imm16 = D_op_cmpgeui|
- D_op_cmpltui|
- D_op_andi|
- D_op_ori|
- D_op_xori|
- D_op_roli|
- D_op_rsvx10|
- D_op_slli|
- D_op_srli|
- D_op_rsvx34|
- D_op_rsvx42|
- D_op_rsvx50|
- D_op_srai;
-
- assign R_ctrl_unsigned_lo_imm16_nxt = D_ctrl_unsigned_lo_imm16;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_unsigned_lo_imm16 <= 0;
- else if (R_en)
- R_ctrl_unsigned_lo_imm16 <= R_ctrl_unsigned_lo_imm16_nxt;
- end
-
-
- assign D_ctrl_br_uncond = D_op_br|D_op_rsv02;
- assign R_ctrl_br_uncond_nxt = D_ctrl_br_uncond;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_br_uncond <= 0;
- else if (R_en)
- R_ctrl_br_uncond <= R_ctrl_br_uncond_nxt;
- end
-
-
- assign D_ctrl_br = D_op_br|
- D_op_bge|
- D_op_blt|
- D_op_bne|
- D_op_beq|
- D_op_bgeu|
- D_op_bltu|
- D_op_rsv62;
-
- assign R_ctrl_br_nxt = D_ctrl_br;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_br <= 0;
- else if (R_en)
- R_ctrl_br <= R_ctrl_br_nxt;
- end
-
-
- assign D_ctrl_alu_subtract = D_op_sub|
- D_op_rsvx25|
- D_op_cmplti|
- D_op_cmpltui|
- D_op_cmplt|
- D_op_cmpltu|
- D_op_blt|
- D_op_bltu|
- D_op_cmpgei|
- D_op_cmpgeui|
- D_op_cmpge|
- D_op_cmpgeu|
- D_op_bge|
- D_op_rsv10|
- D_op_bgeu|
- D_op_rsv42;
-
- assign R_ctrl_alu_subtract_nxt = D_ctrl_alu_subtract;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_alu_subtract <= 0;
- else if (R_en)
- R_ctrl_alu_subtract <= R_ctrl_alu_subtract_nxt;
- end
-
-
- assign D_ctrl_alu_signed_comparison = D_op_cmpge|D_op_cmpgei|D_op_cmplt|D_op_cmplti|D_op_bge|D_op_blt;
- assign R_ctrl_alu_signed_comparison_nxt = D_ctrl_alu_signed_comparison;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_alu_signed_comparison <= 0;
- else if (R_en)
- R_ctrl_alu_signed_comparison <= R_ctrl_alu_signed_comparison_nxt;
- end
-
-
- assign D_ctrl_br_cmp = D_op_br|
- D_op_bge|
- D_op_blt|
- D_op_bne|
- D_op_beq|
- D_op_bgeu|
- D_op_bltu|
- D_op_rsv62|
- D_op_cmpgei|
- D_op_cmplti|
- D_op_cmpnei|
- D_op_cmpgeui|
- D_op_cmpltui|
- D_op_cmpeqi|
- D_op_rsvx00|
- D_op_cmpge|
- D_op_cmplt|
- D_op_cmpne|
- D_op_cmpgeu|
- D_op_cmpltu|
- D_op_cmpeq|
- D_op_rsvx56;
-
- assign R_ctrl_br_cmp_nxt = D_ctrl_br_cmp;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_br_cmp <= 0;
- else if (R_en)
- R_ctrl_br_cmp <= R_ctrl_br_cmp_nxt;
- end
-
-
- assign D_ctrl_ld_signed = D_op_ldb|
- D_op_ldh|
- D_op_ldl|
- D_op_ldw|
- D_op_ldbio|
- D_op_ldhio|
- D_op_ldwio|
- D_op_rsv63;
-
- assign R_ctrl_ld_signed_nxt = D_ctrl_ld_signed;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_ld_signed <= 0;
- else if (R_en)
- R_ctrl_ld_signed <= R_ctrl_ld_signed_nxt;
- end
-
-
- assign D_ctrl_ld = D_op_ldb|
- D_op_ldh|
- D_op_ldl|
- D_op_ldw|
- D_op_ldbio|
- D_op_ldhio|
- D_op_ldwio|
- D_op_rsv63|
- D_op_ldbu|
- D_op_ldhu|
- D_op_ldbuio|
- D_op_ldhuio;
-
- assign R_ctrl_ld_nxt = D_ctrl_ld;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_ld <= 0;
- else if (R_en)
- R_ctrl_ld <= R_ctrl_ld_nxt;
- end
-
-
- assign D_ctrl_ld_non_io = D_op_ldbu|D_op_ldhu|D_op_ldb|D_op_ldh|D_op_ldw|D_op_ldl;
- assign R_ctrl_ld_non_io_nxt = D_ctrl_ld_non_io;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_ld_non_io <= 0;
- else if (R_en)
- R_ctrl_ld_non_io <= R_ctrl_ld_non_io_nxt;
- end
-
-
- assign D_ctrl_st = D_op_stb|
- D_op_sth|
- D_op_stw|
- D_op_stc|
- D_op_stbio|
- D_op_sthio|
- D_op_stwio|
- D_op_rsv61;
-
- assign R_ctrl_st_nxt = D_ctrl_st;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_st <= 0;
- else if (R_en)
- R_ctrl_st <= R_ctrl_st_nxt;
- end
-
-
- assign D_ctrl_ld_io = D_op_ldbuio|D_op_ldhuio|D_op_ldbio|D_op_ldhio|D_op_ldwio|D_op_rsv63;
- assign R_ctrl_ld_io_nxt = D_ctrl_ld_io;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_ld_io <= 0;
- else if (R_en)
- R_ctrl_ld_io <= R_ctrl_ld_io_nxt;
- end
-
-
- assign D_ctrl_b_is_dst = D_op_addi|
- D_op_andhi|
- D_op_orhi|
- D_op_xorhi|
- D_op_andi|
- D_op_ori|
- D_op_xori|
- D_op_call|
- D_op_rdprs|
- D_op_cmpgei|
- D_op_cmplti|
- D_op_cmpnei|
- D_op_cmpgeui|
- D_op_cmpltui|
- D_op_cmpeqi|
- D_op_jmpi|
- D_op_rsv09|
- D_op_rsv17|
- D_op_rsv25|
- D_op_rsv33|
- D_op_rsv41|
- D_op_rsv49|
- D_op_rsv57|
- D_op_ldb|
- D_op_ldh|
- D_op_ldl|
- D_op_ldw|
- D_op_ldbio|
- D_op_ldhio|
- D_op_ldwio|
- D_op_rsv63|
- D_op_ldbu|
- D_op_ldhu|
- D_op_ldbuio|
- D_op_ldhuio|
- D_op_initd|
- D_op_initda|
- D_op_flushd|
- D_op_flushda;
-
- assign R_ctrl_b_is_dst_nxt = D_ctrl_b_is_dst;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_b_is_dst <= 0;
- else if (R_en)
- R_ctrl_b_is_dst <= R_ctrl_b_is_dst_nxt;
- end
-
-
- assign D_ctrl_ignore_dst = D_op_br|
- D_op_bge|
- D_op_blt|
- D_op_bne|
- D_op_beq|
- D_op_bgeu|
- D_op_bltu|
- D_op_rsv62|
- D_op_stb|
- D_op_sth|
- D_op_stw|
- D_op_stc|
- D_op_stbio|
- D_op_sthio|
- D_op_stwio|
- D_op_rsv61|
- D_op_jmpi|
- D_op_rsv09|
- D_op_rsv17|
- D_op_rsv25|
- D_op_rsv33|
- D_op_rsv41|
- D_op_rsv49|
- D_op_rsv57;
-
- assign R_ctrl_ignore_dst_nxt = D_ctrl_ignore_dst;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_ignore_dst <= 0;
- else if (R_en)
- R_ctrl_ignore_dst <= R_ctrl_ignore_dst_nxt;
- end
-
-
- assign D_ctrl_src2_choose_imm = D_op_addi|
- D_op_andhi|
- D_op_orhi|
- D_op_xorhi|
- D_op_andi|
- D_op_ori|
- D_op_xori|
- D_op_call|
- D_op_rdprs|
- D_op_cmpgei|
- D_op_cmplti|
- D_op_cmpnei|
- D_op_cmpgeui|
- D_op_cmpltui|
- D_op_cmpeqi|
- D_op_jmpi|
- D_op_rsv09|
- D_op_rsv17|
- D_op_rsv25|
- D_op_rsv33|
- D_op_rsv41|
- D_op_rsv49|
- D_op_rsv57|
- D_op_ldb|
- D_op_ldh|
- D_op_ldl|
- D_op_ldw|
- D_op_ldbio|
- D_op_ldhio|
- D_op_ldwio|
- D_op_rsv63|
- D_op_ldbu|
- D_op_ldhu|
- D_op_ldbuio|
- D_op_ldhuio|
- D_op_initd|
- D_op_initda|
- D_op_flushd|
- D_op_flushda|
- D_op_stb|
- D_op_sth|
- D_op_stw|
- D_op_stc|
- D_op_stbio|
- D_op_sthio|
- D_op_stwio|
- D_op_rsv61|
- D_op_roli|
- D_op_rsvx10|
- D_op_slli|
- D_op_srli|
- D_op_rsvx34|
- D_op_rsvx42|
- D_op_rsvx50|
- D_op_srai;
-
- assign R_ctrl_src2_choose_imm_nxt = D_ctrl_src2_choose_imm;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_src2_choose_imm <= 0;
- else if (R_en)
- R_ctrl_src2_choose_imm <= R_ctrl_src2_choose_imm_nxt;
- end
-
-
- assign D_ctrl_wrctl_inst = D_op_wrctl;
- assign R_ctrl_wrctl_inst_nxt = D_ctrl_wrctl_inst;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_wrctl_inst <= 0;
- else if (R_en)
- R_ctrl_wrctl_inst <= R_ctrl_wrctl_inst_nxt;
- end
-
-
- assign D_ctrl_rdctl_inst = D_op_rdctl;
- assign R_ctrl_rdctl_inst_nxt = D_ctrl_rdctl_inst;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_rdctl_inst <= 0;
- else if (R_en)
- R_ctrl_rdctl_inst <= R_ctrl_rdctl_inst_nxt;
- end
-
-
- assign D_ctrl_force_src2_zero = D_op_call|
- D_op_rsv02|
- D_op_nextpc|
- D_op_callr|
- D_op_trap|
- D_op_rsvx44|
- D_op_intr|
- D_op_rsvx60|
- D_op_break|
- D_op_hbreak|
- D_op_eret|
- D_op_bret|
- D_op_rsvx17|
- D_op_rsvx25|
- D_op_ret|
- D_op_jmp|
- D_op_rsvx21|
- D_op_jmpi;
-
- assign R_ctrl_force_src2_zero_nxt = D_ctrl_force_src2_zero;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_force_src2_zero <= 0;
- else if (R_en)
- R_ctrl_force_src2_zero <= R_ctrl_force_src2_zero_nxt;
- end
-
-
- assign D_ctrl_alu_force_xor = D_op_cmpgei|
- D_op_cmpgeui|
- D_op_cmpeqi|
- D_op_cmpge|
- D_op_cmpgeu|
- D_op_cmpeq|
- D_op_cmpnei|
- D_op_cmpne|
- D_op_bge|
- D_op_rsv10|
- D_op_bgeu|
- D_op_rsv42|
- D_op_beq|
- D_op_rsv34|
- D_op_bne|
- D_op_rsv62|
- D_op_br|
- D_op_rsv02;
-
- assign R_ctrl_alu_force_xor_nxt = D_ctrl_alu_force_xor;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- R_ctrl_alu_force_xor <= 0;
- else if (R_en)
- R_ctrl_alu_force_xor <= R_ctrl_alu_force_xor_nxt;
- end
-
-
- //data_master, which is an e_avalon_master
- //instruction_master, which is an e_avalon_master
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- assign F_inst = (F_op_call)? 56'h20202063616c6c :
- (F_op_jmpi)? 56'h2020206a6d7069 :
- (F_op_ldbu)? 56'h2020206c646275 :
- (F_op_addi)? 56'h20202061646469 :
- (F_op_stb)? 56'h20202020737462 :
- (F_op_br)? 56'h20202020206272 :
- (F_op_ldb)? 56'h202020206c6462 :
- (F_op_cmpgei)? 56'h20636d70676569 :
- (F_op_ldhu)? 56'h2020206c646875 :
- (F_op_andi)? 56'h202020616e6469 :
- (F_op_sth)? 56'h20202020737468 :
- (F_op_bge)? 56'h20202020626765 :
- (F_op_ldh)? 56'h202020206c6468 :
- (F_op_cmplti)? 56'h20636d706c7469 :
- (F_op_initda)? 56'h20696e69746461 :
- (F_op_ori)? 56'h202020206f7269 :
- (F_op_stw)? 56'h20202020737477 :
- (F_op_blt)? 56'h20202020626c74 :
- (F_op_ldw)? 56'h202020206c6477 :
- (F_op_cmpnei)? 56'h20636d706e6569 :
- (F_op_flushda)? 56'h666c7573686461 :
- (F_op_xori)? 56'h202020786f7269 :
- (F_op_bne)? 56'h20202020626e65 :
- (F_op_cmpeqi)? 56'h20636d70657169 :
- (F_op_ldbuio)? 56'h206c646275696f :
- (F_op_muli)? 56'h2020206d756c69 :
- (F_op_stbio)? 56'h2020737462696f :
- (F_op_beq)? 56'h20202020626571 :
- (F_op_ldbio)? 56'h20206c6462696f :
- (F_op_cmpgeui)? 56'h636d7067657569 :
- (F_op_ldhuio)? 56'h206c646875696f :
- (F_op_andhi)? 56'h2020616e646869 :
- (F_op_sthio)? 56'h2020737468696f :
- (F_op_bgeu)? 56'h20202062676575 :
- (F_op_ldhio)? 56'h20206c6468696f :
- (F_op_cmpltui)? 56'h636d706c747569 :
- (F_op_initd)? 56'h2020696e697464 :
- (F_op_orhi)? 56'h2020206f726869 :
- (F_op_stwio)? 56'h2020737477696f :
- (F_op_bltu)? 56'h202020626c7475 :
- (F_op_ldwio)? 56'h20206c6477696f :
- (F_op_flushd)? 56'h20666c75736864 :
- (F_op_xorhi)? 56'h2020786f726869 :
- (F_op_eret)? 56'h20202065726574 :
- (F_op_roli)? 56'h202020726f6c69 :
- (F_op_rol)? 56'h20202020726f6c :
- (F_op_flushp)? 56'h20666c75736870 :
- (F_op_ret)? 56'h20202020726574 :
- (F_op_nor)? 56'h202020206e6f72 :
- (F_op_mulxuu)? 56'h206d756c787575 :
- (F_op_cmpge)? 56'h2020636d706765 :
- (F_op_bret)? 56'h20202062726574 :
- (F_op_ror)? 56'h20202020726f72 :
- (F_op_flushi)? 56'h20666c75736869 :
- (F_op_jmp)? 56'h202020206a6d70 :
- (F_op_and)? 56'h20202020616e64 :
- (F_op_cmplt)? 56'h2020636d706c74 :
- (F_op_slli)? 56'h202020736c6c69 :
- (F_op_sll)? 56'h20202020736c6c :
- (F_op_or)? 56'h20202020206f72 :
- (F_op_mulxsu)? 56'h206d756c787375 :
- (F_op_cmpne)? 56'h2020636d706e65 :
- (F_op_srli)? 56'h20202073726c69 :
- (F_op_srl)? 56'h2020202073726c :
- (F_op_nextpc)? 56'h206e6578747063 :
- (F_op_callr)? 56'h202063616c6c72 :
- (F_op_xor)? 56'h20202020786f72 :
- (F_op_mulxss)? 56'h206d756c787373 :
- (F_op_cmpeq)? 56'h2020636d706571 :
- (F_op_divu)? 56'h20202064697675 :
- (F_op_div)? 56'h20202020646976 :
- (F_op_rdctl)? 56'h2020726463746c :
- (F_op_mul)? 56'h202020206d756c :
- (F_op_cmpgeu)? 56'h20636d70676575 :
- (F_op_initi)? 56'h2020696e697469 :
- (F_op_trap)? 56'h20202074726170 :
- (F_op_wrctl)? 56'h2020777263746c :
- (F_op_cmpltu)? 56'h20636d706c7475 :
- (F_op_add)? 56'h20202020616464 :
- (F_op_break)? 56'h2020627265616b :
- (F_op_hbreak)? 56'h2068627265616b :
- (F_op_sync)? 56'h20202073796e63 :
- (F_op_sub)? 56'h20202020737562 :
- (F_op_srai)? 56'h20202073726169 :
- (F_op_sra)? 56'h20202020737261 :
- (F_op_intr)? 56'h202020696e7472 :
- 56'h20202020424144;
-
- assign D_inst = (D_op_call)? 56'h20202063616c6c :
- (D_op_jmpi)? 56'h2020206a6d7069 :
- (D_op_ldbu)? 56'h2020206c646275 :
- (D_op_addi)? 56'h20202061646469 :
- (D_op_stb)? 56'h20202020737462 :
- (D_op_br)? 56'h20202020206272 :
- (D_op_ldb)? 56'h202020206c6462 :
- (D_op_cmpgei)? 56'h20636d70676569 :
- (D_op_ldhu)? 56'h2020206c646875 :
- (D_op_andi)? 56'h202020616e6469 :
- (D_op_sth)? 56'h20202020737468 :
- (D_op_bge)? 56'h20202020626765 :
- (D_op_ldh)? 56'h202020206c6468 :
- (D_op_cmplti)? 56'h20636d706c7469 :
- (D_op_initda)? 56'h20696e69746461 :
- (D_op_ori)? 56'h202020206f7269 :
- (D_op_stw)? 56'h20202020737477 :
- (D_op_blt)? 56'h20202020626c74 :
- (D_op_ldw)? 56'h202020206c6477 :
- (D_op_cmpnei)? 56'h20636d706e6569 :
- (D_op_flushda)? 56'h666c7573686461 :
- (D_op_xori)? 56'h202020786f7269 :
- (D_op_bne)? 56'h20202020626e65 :
- (D_op_cmpeqi)? 56'h20636d70657169 :
- (D_op_ldbuio)? 56'h206c646275696f :
- (D_op_muli)? 56'h2020206d756c69 :
- (D_op_stbio)? 56'h2020737462696f :
- (D_op_beq)? 56'h20202020626571 :
- (D_op_ldbio)? 56'h20206c6462696f :
- (D_op_cmpgeui)? 56'h636d7067657569 :
- (D_op_ldhuio)? 56'h206c646875696f :
- (D_op_andhi)? 56'h2020616e646869 :
- (D_op_sthio)? 56'h2020737468696f :
- (D_op_bgeu)? 56'h20202062676575 :
- (D_op_ldhio)? 56'h20206c6468696f :
- (D_op_cmpltui)? 56'h636d706c747569 :
- (D_op_initd)? 56'h2020696e697464 :
- (D_op_orhi)? 56'h2020206f726869 :
- (D_op_stwio)? 56'h2020737477696f :
- (D_op_bltu)? 56'h202020626c7475 :
- (D_op_ldwio)? 56'h20206c6477696f :
- (D_op_flushd)? 56'h20666c75736864 :
- (D_op_xorhi)? 56'h2020786f726869 :
- (D_op_eret)? 56'h20202065726574 :
- (D_op_roli)? 56'h202020726f6c69 :
- (D_op_rol)? 56'h20202020726f6c :
- (D_op_flushp)? 56'h20666c75736870 :
- (D_op_ret)? 56'h20202020726574 :
- (D_op_nor)? 56'h202020206e6f72 :
- (D_op_mulxuu)? 56'h206d756c787575 :
- (D_op_cmpge)? 56'h2020636d706765 :
- (D_op_bret)? 56'h20202062726574 :
- (D_op_ror)? 56'h20202020726f72 :
- (D_op_flushi)? 56'h20666c75736869 :
- (D_op_jmp)? 56'h202020206a6d70 :
- (D_op_and)? 56'h20202020616e64 :
- (D_op_cmplt)? 56'h2020636d706c74 :
- (D_op_slli)? 56'h202020736c6c69 :
- (D_op_sll)? 56'h20202020736c6c :
- (D_op_or)? 56'h20202020206f72 :
- (D_op_mulxsu)? 56'h206d756c787375 :
- (D_op_cmpne)? 56'h2020636d706e65 :
- (D_op_srli)? 56'h20202073726c69 :
- (D_op_srl)? 56'h2020202073726c :
- (D_op_nextpc)? 56'h206e6578747063 :
- (D_op_callr)? 56'h202063616c6c72 :
- (D_op_xor)? 56'h20202020786f72 :
- (D_op_mulxss)? 56'h206d756c787373 :
- (D_op_cmpeq)? 56'h2020636d706571 :
- (D_op_divu)? 56'h20202064697675 :
- (D_op_div)? 56'h20202020646976 :
- (D_op_rdctl)? 56'h2020726463746c :
- (D_op_mul)? 56'h202020206d756c :
- (D_op_cmpgeu)? 56'h20636d70676575 :
- (D_op_initi)? 56'h2020696e697469 :
- (D_op_trap)? 56'h20202074726170 :
- (D_op_wrctl)? 56'h2020777263746c :
- (D_op_cmpltu)? 56'h20636d706c7475 :
- (D_op_add)? 56'h20202020616464 :
- (D_op_break)? 56'h2020627265616b :
- (D_op_hbreak)? 56'h2068627265616b :
- (D_op_sync)? 56'h20202073796e63 :
- (D_op_sub)? 56'h20202020737562 :
- (D_op_srai)? 56'h20202073726169 :
- (D_op_sra)? 56'h20202020737261 :
- (D_op_intr)? 56'h202020696e7472 :
- 56'h20202020424144;
-
- assign F_vinst = F_valid ? F_inst : {7{8'h2d}};
- assign D_vinst = D_valid ? D_inst : {7{8'h2d}};
- assign R_vinst = R_valid ? D_inst : {7{8'h2d}};
- assign E_vinst = E_valid ? D_inst : {7{8'h2d}};
- assign W_vinst = W_valid ? D_inst : {7{8'h2d}};
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v b/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v
deleted file mode 100644
index 7daaec7..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v
+++ /dev/null
@@ -1,181 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_jtag_debug_module_sysclk (
- // inputs:
- clk,
- ir_in,
- sr,
- vs_udr,
- vs_uir,
-
- // outputs:
- jdo,
- take_action_break_a,
- take_action_break_b,
- take_action_break_c,
- take_action_ocimem_a,
- take_action_ocimem_b,
- take_action_tracectrl,
- take_action_tracemem_a,
- take_action_tracemem_b,
- take_no_action_break_a,
- take_no_action_break_b,
- take_no_action_break_c,
- take_no_action_ocimem_a,
- take_no_action_tracemem_a
- )
-;
-
- output [ 37: 0] jdo;
- output take_action_break_a;
- output take_action_break_b;
- output take_action_break_c;
- output take_action_ocimem_a;
- output take_action_ocimem_b;
- output take_action_tracectrl;
- output take_action_tracemem_a;
- output take_action_tracemem_b;
- output take_no_action_break_a;
- output take_no_action_break_b;
- output take_no_action_break_c;
- output take_no_action_ocimem_a;
- output take_no_action_tracemem_a;
- input clk;
- input [ 1: 0] ir_in;
- input [ 37: 0] sr;
- input vs_udr;
- input vs_uir;
-
- reg enable_action_strobe /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103\"" */;
- reg [ 1: 0] ir /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg [ 37: 0] jdo /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,R101\"" */;
- reg jxuir /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103\"" */;
- reg sync2_udr /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103\"" */;
- reg sync2_uir /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103\"" */;
- wire sync_udr;
- wire sync_uir;
- wire take_action_break_a;
- wire take_action_break_b;
- wire take_action_break_c;
- wire take_action_ocimem_a;
- wire take_action_ocimem_b;
- wire take_action_tracectrl;
- wire take_action_tracemem_a;
- wire take_action_tracemem_b;
- wire take_no_action_break_a;
- wire take_no_action_break_b;
- wire take_no_action_break_c;
- wire take_no_action_ocimem_a;
- wire take_no_action_tracemem_a;
- wire unxunused_resetxx3;
- wire unxunused_resetxx4;
- reg update_jdo_strobe /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103\"" */;
- assign unxunused_resetxx3 = 1'b1;
- altera_std_synchronizer the_altera_std_synchronizer3
- (
- .clk (clk),
- .din (vs_udr),
- .dout (sync_udr),
- .reset_n (unxunused_resetxx3)
- );
-
- defparam the_altera_std_synchronizer3.depth = 2;
-
- assign unxunused_resetxx4 = 1'b1;
- altera_std_synchronizer the_altera_std_synchronizer4
- (
- .clk (clk),
- .din (vs_uir),
- .dout (sync_uir),
- .reset_n (unxunused_resetxx4)
- );
-
- defparam the_altera_std_synchronizer4.depth = 2;
-
- always @(posedge clk)
- begin
- sync2_udr <= sync_udr;
- update_jdo_strobe <= sync_udr & ~sync2_udr;
- enable_action_strobe <= update_jdo_strobe;
- sync2_uir <= sync_uir;
- jxuir <= sync_uir & ~sync2_uir;
- end
-
-
- assign take_action_ocimem_a = enable_action_strobe && (ir == 2'b00) &&
- ~jdo[35] && jdo[34];
-
- assign take_no_action_ocimem_a = enable_action_strobe && (ir == 2'b00) &&
- ~jdo[35] && ~jdo[34];
-
- assign take_action_ocimem_b = enable_action_strobe && (ir == 2'b00) &&
- jdo[35];
-
- assign take_action_tracemem_a = enable_action_strobe && (ir == 2'b01) &&
- ~jdo[37] &&
- jdo[36];
-
- assign take_no_action_tracemem_a = enable_action_strobe && (ir == 2'b01) &&
- ~jdo[37] &&
- ~jdo[36];
-
- assign take_action_tracemem_b = enable_action_strobe && (ir == 2'b01) &&
- jdo[37];
-
- assign take_action_break_a = enable_action_strobe && (ir == 2'b10) &&
- ~jdo[36] &&
- jdo[37];
-
- assign take_no_action_break_a = enable_action_strobe && (ir == 2'b10) &&
- ~jdo[36] &&
- ~jdo[37];
-
- assign take_action_break_b = enable_action_strobe && (ir == 2'b10) &&
- jdo[36] && ~jdo[35] &&
- jdo[37];
-
- assign take_no_action_break_b = enable_action_strobe && (ir == 2'b10) &&
- jdo[36] && ~jdo[35] &&
- ~jdo[37];
-
- assign take_action_break_c = enable_action_strobe && (ir == 2'b10) &&
- jdo[36] && jdo[35] &&
- jdo[37];
-
- assign take_no_action_break_c = enable_action_strobe && (ir == 2'b10) &&
- jdo[36] && jdo[35] &&
- ~jdo[37];
-
- assign take_action_tracectrl = enable_action_strobe && (ir == 2'b11) &&
- jdo[15];
-
- always @(posedge clk)
- begin
- if (jxuir)
- ir <= ir_in;
- if (update_jdo_strobe)
- jdo <= sr;
- end
-
-
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v b/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v
deleted file mode 100644
index 8e3a593..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v
+++ /dev/null
@@ -1,239 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_jtag_debug_module_tck (
- // inputs:
- MonDReg,
- break_readreg,
- dbrk_hit0_latch,
- dbrk_hit1_latch,
- dbrk_hit2_latch,
- dbrk_hit3_latch,
- debugack,
- ir_in,
- jtag_state_rti,
- monitor_error,
- monitor_ready,
- reset_n,
- resetlatch,
- tck,
- tdi,
- tracemem_on,
- tracemem_trcdata,
- tracemem_tw,
- trc_im_addr,
- trc_on,
- trc_wrap,
- trigbrktype,
- trigger_state_1,
- vs_cdr,
- vs_sdr,
- vs_uir,
-
- // outputs:
- ir_out,
- jrst_n,
- sr,
- st_ready_test_idle,
- tdo
- )
-;
-
- output [ 1: 0] ir_out;
- output jrst_n;
- output [ 37: 0] sr;
- output st_ready_test_idle;
- output tdo;
- input [ 31: 0] MonDReg;
- input [ 31: 0] break_readreg;
- input dbrk_hit0_latch;
- input dbrk_hit1_latch;
- input dbrk_hit2_latch;
- input dbrk_hit3_latch;
- input debugack;
- input [ 1: 0] ir_in;
- input jtag_state_rti;
- input monitor_error;
- input monitor_ready;
- input reset_n;
- input resetlatch;
- input tck;
- input tdi;
- input tracemem_on;
- input [ 35: 0] tracemem_trcdata;
- input tracemem_tw;
- input [ 6: 0] trc_im_addr;
- input trc_on;
- input trc_wrap;
- input trigbrktype;
- input trigger_state_1;
- input vs_cdr;
- input vs_sdr;
- input vs_uir;
-
- reg [ 2: 0] DRsize /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire debugack_sync;
- reg [ 1: 0] ir_out;
- wire jrst_n;
- wire monitor_ready_sync;
- reg [ 37: 0] sr /* synthesis ALTERA_ATTRIBUTE = "SUPPRESS_DA_RULE_INTERNAL=\"D101,D103,R101\"" */;
- wire st_ready_test_idle;
- wire tdo;
- wire unxcomplemented_resetxx1;
- wire unxcomplemented_resetxx2;
- always @(posedge tck)
- begin
- if (vs_cdr)
- case (ir_in)
-
- 2'b00: begin
- sr[35] <= debugack_sync;
- sr[34] <= monitor_error;
- sr[33] <= resetlatch;
- sr[32 : 1] <= MonDReg;
- sr[0] <= monitor_ready_sync;
- end // 2'b00
-
- 2'b01: begin
- sr[35 : 0] <= tracemem_trcdata;
- sr[37] <= tracemem_tw;
- sr[36] <= tracemem_on;
- end // 2'b01
-
- 2'b10: begin
- sr[37] <= trigger_state_1;
- sr[36] <= dbrk_hit3_latch;
- sr[35] <= dbrk_hit2_latch;
- sr[34] <= dbrk_hit1_latch;
- sr[33] <= dbrk_hit0_latch;
- sr[32 : 1] <= break_readreg;
- sr[0] <= trigbrktype;
- end // 2'b10
-
- 2'b11: begin
- sr[15 : 12] <= 1'b0;
- sr[11 : 2] <= trc_im_addr;
- sr[1] <= trc_wrap;
- sr[0] <= trc_on;
- end // 2'b11
-
- endcase // ir_in
- if (vs_sdr)
- case (DRsize)
-
- 3'b000: begin
- sr <= {tdi, sr[37 : 2], tdi};
- end // 3'b000
-
- 3'b001: begin
- sr <= {tdi, sr[37 : 9], tdi, sr[7 : 1]};
- end // 3'b001
-
- 3'b010: begin
- sr <= {tdi, sr[37 : 17], tdi, sr[15 : 1]};
- end // 3'b010
-
- 3'b011: begin
- sr <= {tdi, sr[37 : 33], tdi, sr[31 : 1]};
- end // 3'b011
-
- 3'b100: begin
- sr <= {tdi, sr[37], tdi, sr[35 : 1]};
- end // 3'b100
-
- 3'b101: begin
- sr <= {tdi, sr[37 : 1]};
- end // 3'b101
-
- default: begin
- sr <= {tdi, sr[37 : 2], tdi};
- end // default
-
- endcase // DRsize
- if (vs_uir)
- case (ir_in)
-
- 2'b00: begin
- DRsize <= 3'b100;
- end // 2'b00
-
- 2'b01: begin
- DRsize <= 3'b101;
- end // 2'b01
-
- 2'b10: begin
- DRsize <= 3'b101;
- end // 2'b10
-
- 2'b11: begin
- DRsize <= 3'b010;
- end // 2'b11
-
- endcase // ir_in
- end
-
-
- assign tdo = sr[0];
- assign st_ready_test_idle = jtag_state_rti;
- assign unxcomplemented_resetxx1 = jrst_n;
- altera_std_synchronizer the_altera_std_synchronizer1
- (
- .clk (tck),
- .din (debugack),
- .dout (debugack_sync),
- .reset_n (unxcomplemented_resetxx1)
- );
-
- defparam the_altera_std_synchronizer1.depth = 2;
-
- assign unxcomplemented_resetxx2 = jrst_n;
- altera_std_synchronizer the_altera_std_synchronizer2
- (
- .clk (tck),
- .din (monitor_ready),
- .dout (monitor_ready_sync),
- .reset_n (unxcomplemented_resetxx2)
- );
-
- defparam the_altera_std_synchronizer2.depth = 2;
-
- always @(posedge tck or negedge jrst_n)
- begin
- if (jrst_n == 0)
- ir_out <= 2'b0;
- else
- ir_out <= {debugack_sync, monitor_ready_sync};
- end
-
-
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- assign jrst_n = reset_n;
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-// assign jrst_n = 1;
-//synthesis read_comments_as_HDL off
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v b/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v
deleted file mode 100644
index 1fd5cb7..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v
+++ /dev/null
@@ -1,233 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_jtag_debug_module_wrapper (
- // inputs:
- MonDReg,
- break_readreg,
- clk,
- dbrk_hit0_latch,
- dbrk_hit1_latch,
- dbrk_hit2_latch,
- dbrk_hit3_latch,
- debugack,
- monitor_error,
- monitor_ready,
- reset_n,
- resetlatch,
- tracemem_on,
- tracemem_trcdata,
- tracemem_tw,
- trc_im_addr,
- trc_on,
- trc_wrap,
- trigbrktype,
- trigger_state_1,
-
- // outputs:
- jdo,
- jrst_n,
- st_ready_test_idle,
- take_action_break_a,
- take_action_break_b,
- take_action_break_c,
- take_action_ocimem_a,
- take_action_ocimem_b,
- take_action_tracectrl,
- take_action_tracemem_a,
- take_action_tracemem_b,
- take_no_action_break_a,
- take_no_action_break_b,
- take_no_action_break_c,
- take_no_action_ocimem_a,
- take_no_action_tracemem_a
- )
-;
-
- output [ 37: 0] jdo;
- output jrst_n;
- output st_ready_test_idle;
- output take_action_break_a;
- output take_action_break_b;
- output take_action_break_c;
- output take_action_ocimem_a;
- output take_action_ocimem_b;
- output take_action_tracectrl;
- output take_action_tracemem_a;
- output take_action_tracemem_b;
- output take_no_action_break_a;
- output take_no_action_break_b;
- output take_no_action_break_c;
- output take_no_action_ocimem_a;
- output take_no_action_tracemem_a;
- input [ 31: 0] MonDReg;
- input [ 31: 0] break_readreg;
- input clk;
- input dbrk_hit0_latch;
- input dbrk_hit1_latch;
- input dbrk_hit2_latch;
- input dbrk_hit3_latch;
- input debugack;
- input monitor_error;
- input monitor_ready;
- input reset_n;
- input resetlatch;
- input tracemem_on;
- input [ 35: 0] tracemem_trcdata;
- input tracemem_tw;
- input [ 6: 0] trc_im_addr;
- input trc_on;
- input trc_wrap;
- input trigbrktype;
- input trigger_state_1;
-
- wire [ 37: 0] jdo;
- wire jrst_n;
- wire [ 37: 0] sr;
- wire st_ready_test_idle;
- wire take_action_break_a;
- wire take_action_break_b;
- wire take_action_break_c;
- wire take_action_ocimem_a;
- wire take_action_ocimem_b;
- wire take_action_tracectrl;
- wire take_action_tracemem_a;
- wire take_action_tracemem_b;
- wire take_no_action_break_a;
- wire take_no_action_break_b;
- wire take_no_action_break_c;
- wire take_no_action_ocimem_a;
- wire take_no_action_tracemem_a;
- wire vji_cdr;
- wire [ 1: 0] vji_ir_in;
- wire [ 1: 0] vji_ir_out;
- wire vji_rti;
- wire vji_sdr;
- wire vji_tck;
- wire vji_tdi;
- wire vji_tdo;
- wire vji_udr;
- wire vji_uir;
- //Change the sld_virtual_jtag_basic's defparams to
- //switch between a regular Nios II or an internally embedded Nios II.
- //For a regular Nios II, sld_mfg_id = 70, sld_type_id = 34.
- //For an internally embedded Nios II, slf_mfg_id = 110, sld_type_id = 135.
- nios_system_nios2_processor_jtag_debug_module_tck the_nios_system_nios2_processor_jtag_debug_module_tck
- (
- .MonDReg (MonDReg),
- .break_readreg (break_readreg),
- .dbrk_hit0_latch (dbrk_hit0_latch),
- .dbrk_hit1_latch (dbrk_hit1_latch),
- .dbrk_hit2_latch (dbrk_hit2_latch),
- .dbrk_hit3_latch (dbrk_hit3_latch),
- .debugack (debugack),
- .ir_in (vji_ir_in),
- .ir_out (vji_ir_out),
- .jrst_n (jrst_n),
- .jtag_state_rti (vji_rti),
- .monitor_error (monitor_error),
- .monitor_ready (monitor_ready),
- .reset_n (reset_n),
- .resetlatch (resetlatch),
- .sr (sr),
- .st_ready_test_idle (st_ready_test_idle),
- .tck (vji_tck),
- .tdi (vji_tdi),
- .tdo (vji_tdo),
- .tracemem_on (tracemem_on),
- .tracemem_trcdata (tracemem_trcdata),
- .tracemem_tw (tracemem_tw),
- .trc_im_addr (trc_im_addr),
- .trc_on (trc_on),
- .trc_wrap (trc_wrap),
- .trigbrktype (trigbrktype),
- .trigger_state_1 (trigger_state_1),
- .vs_cdr (vji_cdr),
- .vs_sdr (vji_sdr),
- .vs_uir (vji_uir)
- );
-
- nios_system_nios2_processor_jtag_debug_module_sysclk the_nios_system_nios2_processor_jtag_debug_module_sysclk
- (
- .clk (clk),
- .ir_in (vji_ir_in),
- .jdo (jdo),
- .sr (sr),
- .take_action_break_a (take_action_break_a),
- .take_action_break_b (take_action_break_b),
- .take_action_break_c (take_action_break_c),
- .take_action_ocimem_a (take_action_ocimem_a),
- .take_action_ocimem_b (take_action_ocimem_b),
- .take_action_tracectrl (take_action_tracectrl),
- .take_action_tracemem_a (take_action_tracemem_a),
- .take_action_tracemem_b (take_action_tracemem_b),
- .take_no_action_break_a (take_no_action_break_a),
- .take_no_action_break_b (take_no_action_break_b),
- .take_no_action_break_c (take_no_action_break_c),
- .take_no_action_ocimem_a (take_no_action_ocimem_a),
- .take_no_action_tracemem_a (take_no_action_tracemem_a),
- .vs_udr (vji_udr),
- .vs_uir (vji_uir)
- );
-
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- assign vji_tck = 1'b0;
- assign vji_tdi = 1'b0;
- assign vji_sdr = 1'b0;
- assign vji_cdr = 1'b0;
- assign vji_rti = 1'b0;
- assign vji_uir = 1'b0;
- assign vji_udr = 1'b0;
- assign vji_ir_in = 2'b0;
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-// sld_virtual_jtag_basic nios_system_nios2_processor_jtag_debug_module_phy
-// (
-// .ir_in (vji_ir_in),
-// .ir_out (vji_ir_out),
-// .jtag_state_rti (vji_rti),
-// .tck (vji_tck),
-// .tdi (vji_tdi),
-// .tdo (vji_tdo),
-// .virtual_state_cdr (vji_cdr),
-// .virtual_state_sdr (vji_sdr),
-// .virtual_state_udr (vji_udr),
-// .virtual_state_uir (vji_uir)
-// );
-//
-// defparam nios_system_nios2_processor_jtag_debug_module_phy.sld_auto_instance_index = "YES",
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_instance_index = 0,
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_ir_width = 2,
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_mfg_id = 70,
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_sim_action = "",
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_sim_n_scan = 0,
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_sim_total_length = 0,
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_type_id = 34,
-// nios_system_nios2_processor_jtag_debug_module_phy.sld_version = 3;
-//
-//synthesis read_comments_as_HDL off
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v b/db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v
deleted file mode 100644
index 0046686..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v
+++ /dev/null
@@ -1,37 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_oci_test_bench (
- // inputs:
- dct_buffer,
- dct_count,
- test_ending,
- test_has_ended
- )
-;
-
- input [ 29: 0] dct_buffer;
- input [ 3: 0] dct_count;
- input test_ending;
- input test_has_ended;
-
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_ociram_default_contents.mif b/db/ip/nios_system/submodules/nios_system_nios2_processor_ociram_default_contents.mif
deleted file mode 100644
index 44481aa..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_ociram_default_contents.mif
+++ /dev/null
@@ -1,267 +0,0 @@
--- Contents are randomly generated during RTL generation.
-WIDTH=32;
-DEPTH=256;
-
-ADDRESS_RADIX=HEX;
-DATA_RADIX=HEX;
-
-CONTENT BEGIN
-
-00 : 88997af9;
-01 : abaae595;
-02 : 32fd14d1;
-03 : b66193c4;
-04 : c6a6aa09;
-05 : 0b43de5b;
-06 : d1d93028;
-07 : bcd08e2a;
-08 : 1c8bae85;
-09 : b11dad63;
-0a : 864ddf62;
-0b : 68301486;
-0c : 51a3d8d0;
-0d : 7af7d39e;
-0e : 4761b503;
-0f : 2a976e14;
-10 : 98141041;
-11 : 4c1f6471;
-12 : 41dc0a35;
-13 : 7d484ae3;
-14 : 2a1329f3;
-15 : 44ecf499;
-16 : dccdd125;
-17 : 240142e9;
-18 : 3b7e4b05;
-19 : bb92e762;
-1a : 4594a3c5;
-1b : ea0d940f;
-1c : 66525d7c;
-1d : 0f552242;
-1e : 452bd52d;
-1f : d1f4ed11;
-20 : 5d590422;
-21 : c8016b5f;
-22 : 9ab94f07;
-23 : 16bac9b4;
-24 : fe569ae3;
-25 : c6e1e6e7;
-26 : 2ff19932;
-27 : feb058ad;
-28 : 1dcce651;
-29 : e18b9bfb;
-2a : e2f4fc64;
-2b : 05d34847;
-2c : 077a8143;
-2d : 2ce4207f;
-2e : 3f3e5113;
-2f : c24d2803;
-30 : e289b503;
-31 : d16bcd4e;
-32 : 57a841cf;
-33 : 1194f754;
-34 : 5c925a31;
-35 : 40fd6946;
-36 : e397e5d7;
-37 : eada7553;
-38 : eba8ec01;
-39 : f5b39d0b;
-3a : 88af39a3;
-3b : 5b7f243e;
-3c : 4f2bb4ba;
-3d : 9451a234;
-3e : 10fd984d;
-3f : ad4ef4f7;
-40 : 7fe97f8b;
-41 : 08ea614d;
-42 : 9f2c5cf4;
-43 : 3f90b7a2;
-44 : 8c2bc774;
-45 : 45dd63a5;
-46 : 3204329c;
-47 : 9909be0d;
-48 : be65c97b;
-49 : 78f3d4a4;
-4a : 3ee8b71c;
-4b : 9e9a0de4;
-4c : 56db426b;
-4d : e6869d81;
-4e : 20ab0652;
-4f : 05d247ed;
-50 : 1edccf12;
-51 : 1e483b5a;
-52 : 8e48ef1e;
-53 : f19aefbf;
-54 : 98335d23;
-55 : 954ac923;
-56 : 4679ced6;
-57 : ae18d9b8;
-58 : be57db48;
-59 : 2af933e3;
-5a : 3f04e244;
-5b : 5d11c958;
-5c : 65bda8cb;
-5d : c53fe664;
-5e : 797ceac8;
-5f : aaa406e5;
-60 : f785e24e;
-61 : 95510077;
-62 : 5b6f55a3;
-63 : 2a3c749a;
-64 : a92e6ae6;
-65 : b2117fb0;
-66 : 262a254e;
-67 : b8c4da74;
-68 : f69070ee;
-69 : 9e7f80b8;
-6a : 834528b4;
-6b : 4aaf6d98;
-6c : 96023372;
-6d : d11663ed;
-6e : 33a3c007;
-6f : 0e7f06ee;
-70 : 34385787;
-71 : 2edfd7b0;
-72 : 00d60e4b;
-73 : 49535c30;
-74 : e83f5c14;
-75 : 5e0c4c59;
-76 : 1d7b944a;
-77 : 6ae69731;
-78 : bf8414e4;
-79 : 7451c212;
-7a : 74ede6d2;
-7b : 080eafa5;
-7c : f21052d8;
-7d : cc0819fb;
-7e : 8993e5b6;
-7f : e20f2df6;
-80 : 0f267a65;
-81 : 7a8e8407;
-82 : e7be656d;
-83 : 01ba4ca3;
-84 : 7f998e44;
-85 : 29d83420;
-86 : 149f9a73;
-87 : 643ae51e;
-88 : 125714d3;
-89 : 6e49dc21;
-8a : 0b227946;
-8b : 360a837d;
-8c : b2187074;
-8d : 17b0bdbd;
-8e : 938fc73d;
-8f : e73f501e;
-90 : 70b5b87e;
-91 : 2a2aed8a;
-92 : f96cc881;
-93 : 021b49e1;
-94 : 8691600d;
-95 : b45e1d12;
-96 : 64d9644e;
-97 : 486cbaf9;
-98 : 386acf20;
-99 : 0d1384d4;
-9a : 62455f77;
-9b : 866fde20;
-9c : 006fecec;
-9d : 94e84514;
-9e : 7babc333;
-9f : afaa8445;
-a0 : b1175e3a;
-a1 : e08de629;
-a2 : 7f12a52d;
-a3 : 0e322909;
-a4 : 18784dc6;
-a5 : b23bcc20;
-a6 : 266c9e34;
-a7 : c857eaf3;
-a8 : 2ae3b164;
-a9 : 038acf2a;
-aa : c1abc60d;
-ab : 8af787bd;
-ac : 043723a9;
-ad : c37c952d;
-ae : 693a361f;
-af : da4b8e99;
-b0 : fb8fdb10;
-b1 : 4d6365f2;
-b2 : 712358e9;
-b3 : 85dae0fa;
-b4 : 7e82a418;
-b5 : d3493768;
-b6 : 739c65ec;
-b7 : 73b66b19;
-b8 : 22142816;
-b9 : ff498322;
-ba : 3266495e;
-bb : e26e8214;
-bc : c8c47131;
-bd : 660793d8;
-be : 689f8d69;
-bf : faae340b;
-c0 : 37518ba7;
-c1 : f2865fe5;
-c2 : 1bb44f3d;
-c3 : 3bce44c5;
-c4 : aff2d188;
-c5 : 985442da;
-c6 : 85bb58bd;
-c7 : 0c53135d;
-c8 : 495f80bc;
-c9 : 853c95dc;
-ca : dde937f1;
-cb : 418f9452;
-cc : 7669641c;
-cd : 0e752434;
-ce : b0fe17a7;
-cf : d1be9b88;
-d0 : cfbfeb76;
-d1 : 80b48a11;
-d2 : 9327c69e;
-d3 : beca5a88;
-d4 : e71d428f;
-d5 : b318d275;
-d6 : 56fea35e;
-d7 : 140cd6bd;
-d8 : b8c937ce;
-d9 : 540eea36;
-da : ee58fc7f;
-db : 5615c389;
-dc : 46692ad0;
-dd : 5c713e51;
-de : 6ba95f60;
-df : 0e166732;
-e0 : ac0e49f5;
-e1 : c9a5ea76;
-e2 : 05b04d86;
-e3 : b29ac712;
-e4 : 4e344493;
-e5 : d45ede48;
-e6 : 3da7e426;
-e7 : 4d6a8937;
-e8 : 99b59bd4;
-e9 : 1f8a5751;
-ea : 8b07e64e;
-eb : b4dcd496;
-ec : 42f84fe6;
-ed : f1d5952f;
-ee : a2e5a42d;
-ef : 15b1af16;
-f0 : 168012bc;
-f1 : 2e276612;
-f2 : 89913eaa;
-f3 : c607a1a2;
-f4 : fd8b544d;
-f5 : aec31a53;
-f6 : 25f958ad;
-f7 : 365903ec;
-f8 : 14761865;
-f9 : 568cc23b;
-fa : b0386305;
-fb : fb9ebd8a;
-fc : a25911d4;
-fd : 806e3fbb;
-fe : 9df35264;
-ff : d62b3814;
-
-END;
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_rf_ram_a.mif b/db/ip/nios_system/submodules/nios_system_nios2_processor_rf_ram_a.mif
deleted file mode 100644
index 7969f10..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_rf_ram_a.mif
+++ /dev/null
@@ -1,42 +0,0 @@
-WIDTH=32;
-DEPTH=32;
-
-ADDRESS_RADIX=HEX;
-DATA_RADIX=HEX;
-
-CONTENT BEGIN
-
-00 : deadbeef;
-01 : deadbeef;
-02 : deadbeef;
-03 : deadbeef;
-04 : deadbeef;
-05 : deadbeef;
-06 : deadbeef;
-07 : deadbeef;
-08 : deadbeef;
-09 : deadbeef;
-0a : deadbeef;
-0b : deadbeef;
-0c : deadbeef;
-0d : deadbeef;
-0e : deadbeef;
-0f : deadbeef;
-10 : deadbeef;
-11 : deadbeef;
-12 : deadbeef;
-13 : deadbeef;
-14 : deadbeef;
-15 : deadbeef;
-16 : deadbeef;
-17 : deadbeef;
-18 : deadbeef;
-19 : deadbeef;
-1a : deadbeef;
-1b : deadbeef;
-1c : deadbeef;
-1d : deadbeef;
-1e : deadbeef;
-1f : deadbeef;
-
-END;
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_rf_ram_b.mif b/db/ip/nios_system/submodules/nios_system_nios2_processor_rf_ram_b.mif
deleted file mode 100644
index 7969f10..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_rf_ram_b.mif
+++ /dev/null
@@ -1,42 +0,0 @@
-WIDTH=32;
-DEPTH=32;
-
-ADDRESS_RADIX=HEX;
-DATA_RADIX=HEX;
-
-CONTENT BEGIN
-
-00 : deadbeef;
-01 : deadbeef;
-02 : deadbeef;
-03 : deadbeef;
-04 : deadbeef;
-05 : deadbeef;
-06 : deadbeef;
-07 : deadbeef;
-08 : deadbeef;
-09 : deadbeef;
-0a : deadbeef;
-0b : deadbeef;
-0c : deadbeef;
-0d : deadbeef;
-0e : deadbeef;
-0f : deadbeef;
-10 : deadbeef;
-11 : deadbeef;
-12 : deadbeef;
-13 : deadbeef;
-14 : deadbeef;
-15 : deadbeef;
-16 : deadbeef;
-17 : deadbeef;
-18 : deadbeef;
-19 : deadbeef;
-1a : deadbeef;
-1b : deadbeef;
-1c : deadbeef;
-1d : deadbeef;
-1e : deadbeef;
-1f : deadbeef;
-
-END;
diff --git a/db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v b/db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v
deleted file mode 100644
index 9ce093e..0000000
--- a/db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v
+++ /dev/null
@@ -1,667 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_nios2_processor_test_bench (
- // inputs:
- D_iw,
- D_iw_op,
- D_iw_opx,
- D_valid,
- E_valid,
- F_pcb,
- F_valid,
- R_ctrl_ld,
- R_ctrl_ld_non_io,
- R_dst_regnum,
- R_wr_dst_reg,
- W_valid,
- W_vinst,
- W_wr_data,
- av_ld_data_aligned_unfiltered,
- clk,
- d_address,
- d_byteenable,
- d_read,
- d_write_nxt,
- i_address,
- i_read,
- i_readdata,
- i_waitrequest,
- reset_n,
-
- // outputs:
- av_ld_data_aligned_filtered,
- d_write,
- test_has_ended
- )
-;
-
- output [ 31: 0] av_ld_data_aligned_filtered;
- output d_write;
- output test_has_ended;
- input [ 31: 0] D_iw;
- input [ 5: 0] D_iw_op;
- input [ 5: 0] D_iw_opx;
- input D_valid;
- input E_valid;
- input [ 18: 0] F_pcb;
- input F_valid;
- input R_ctrl_ld;
- input R_ctrl_ld_non_io;
- input [ 4: 0] R_dst_regnum;
- input R_wr_dst_reg;
- input W_valid;
- input [ 55: 0] W_vinst;
- input [ 31: 0] W_wr_data;
- input [ 31: 0] av_ld_data_aligned_unfiltered;
- input clk;
- input [ 18: 0] d_address;
- input [ 3: 0] d_byteenable;
- input d_read;
- input d_write_nxt;
- input [ 18: 0] i_address;
- input i_read;
- input [ 31: 0] i_readdata;
- input i_waitrequest;
- input reset_n;
-
- wire D_op_add;
- wire D_op_addi;
- wire D_op_and;
- wire D_op_andhi;
- wire D_op_andi;
- wire D_op_beq;
- wire D_op_bge;
- wire D_op_bgeu;
- wire D_op_blt;
- wire D_op_bltu;
- wire D_op_bne;
- wire D_op_br;
- wire D_op_break;
- wire D_op_bret;
- wire D_op_call;
- wire D_op_callr;
- wire D_op_cmpeq;
- wire D_op_cmpeqi;
- wire D_op_cmpge;
- wire D_op_cmpgei;
- wire D_op_cmpgeu;
- wire D_op_cmpgeui;
- wire D_op_cmplt;
- wire D_op_cmplti;
- wire D_op_cmpltu;
- wire D_op_cmpltui;
- wire D_op_cmpne;
- wire D_op_cmpnei;
- wire D_op_crst;
- wire D_op_custom;
- wire D_op_div;
- wire D_op_divu;
- wire D_op_eret;
- wire D_op_flushd;
- wire D_op_flushda;
- wire D_op_flushi;
- wire D_op_flushp;
- wire D_op_hbreak;
- wire D_op_initd;
- wire D_op_initda;
- wire D_op_initi;
- wire D_op_intr;
- wire D_op_jmp;
- wire D_op_jmpi;
- wire D_op_ldb;
- wire D_op_ldbio;
- wire D_op_ldbu;
- wire D_op_ldbuio;
- wire D_op_ldh;
- wire D_op_ldhio;
- wire D_op_ldhu;
- wire D_op_ldhuio;
- wire D_op_ldl;
- wire D_op_ldw;
- wire D_op_ldwio;
- wire D_op_mul;
- wire D_op_muli;
- wire D_op_mulxss;
- wire D_op_mulxsu;
- wire D_op_mulxuu;
- wire D_op_nextpc;
- wire D_op_nor;
- wire D_op_opx;
- wire D_op_or;
- wire D_op_orhi;
- wire D_op_ori;
- wire D_op_rdctl;
- wire D_op_rdprs;
- wire D_op_ret;
- wire D_op_rol;
- wire D_op_roli;
- wire D_op_ror;
- wire D_op_rsv02;
- wire D_op_rsv09;
- wire D_op_rsv10;
- wire D_op_rsv17;
- wire D_op_rsv18;
- wire D_op_rsv25;
- wire D_op_rsv26;
- wire D_op_rsv33;
- wire D_op_rsv34;
- wire D_op_rsv41;
- wire D_op_rsv42;
- wire D_op_rsv49;
- wire D_op_rsv57;
- wire D_op_rsv61;
- wire D_op_rsv62;
- wire D_op_rsv63;
- wire D_op_rsvx00;
- wire D_op_rsvx10;
- wire D_op_rsvx15;
- wire D_op_rsvx17;
- wire D_op_rsvx21;
- wire D_op_rsvx25;
- wire D_op_rsvx33;
- wire D_op_rsvx34;
- wire D_op_rsvx35;
- wire D_op_rsvx42;
- wire D_op_rsvx43;
- wire D_op_rsvx44;
- wire D_op_rsvx47;
- wire D_op_rsvx50;
- wire D_op_rsvx51;
- wire D_op_rsvx55;
- wire D_op_rsvx56;
- wire D_op_rsvx60;
- wire D_op_rsvx63;
- wire D_op_sll;
- wire D_op_slli;
- wire D_op_sra;
- wire D_op_srai;
- wire D_op_srl;
- wire D_op_srli;
- wire D_op_stb;
- wire D_op_stbio;
- wire D_op_stc;
- wire D_op_sth;
- wire D_op_sthio;
- wire D_op_stw;
- wire D_op_stwio;
- wire D_op_sub;
- wire D_op_sync;
- wire D_op_trap;
- wire D_op_wrctl;
- wire D_op_wrprs;
- wire D_op_xor;
- wire D_op_xorhi;
- wire D_op_xori;
- wire [ 31: 0] av_ld_data_aligned_filtered;
- wire av_ld_data_aligned_unfiltered_0_is_x;
- wire av_ld_data_aligned_unfiltered_10_is_x;
- wire av_ld_data_aligned_unfiltered_11_is_x;
- wire av_ld_data_aligned_unfiltered_12_is_x;
- wire av_ld_data_aligned_unfiltered_13_is_x;
- wire av_ld_data_aligned_unfiltered_14_is_x;
- wire av_ld_data_aligned_unfiltered_15_is_x;
- wire av_ld_data_aligned_unfiltered_16_is_x;
- wire av_ld_data_aligned_unfiltered_17_is_x;
- wire av_ld_data_aligned_unfiltered_18_is_x;
- wire av_ld_data_aligned_unfiltered_19_is_x;
- wire av_ld_data_aligned_unfiltered_1_is_x;
- wire av_ld_data_aligned_unfiltered_20_is_x;
- wire av_ld_data_aligned_unfiltered_21_is_x;
- wire av_ld_data_aligned_unfiltered_22_is_x;
- wire av_ld_data_aligned_unfiltered_23_is_x;
- wire av_ld_data_aligned_unfiltered_24_is_x;
- wire av_ld_data_aligned_unfiltered_25_is_x;
- wire av_ld_data_aligned_unfiltered_26_is_x;
- wire av_ld_data_aligned_unfiltered_27_is_x;
- wire av_ld_data_aligned_unfiltered_28_is_x;
- wire av_ld_data_aligned_unfiltered_29_is_x;
- wire av_ld_data_aligned_unfiltered_2_is_x;
- wire av_ld_data_aligned_unfiltered_30_is_x;
- wire av_ld_data_aligned_unfiltered_31_is_x;
- wire av_ld_data_aligned_unfiltered_3_is_x;
- wire av_ld_data_aligned_unfiltered_4_is_x;
- wire av_ld_data_aligned_unfiltered_5_is_x;
- wire av_ld_data_aligned_unfiltered_6_is_x;
- wire av_ld_data_aligned_unfiltered_7_is_x;
- wire av_ld_data_aligned_unfiltered_8_is_x;
- wire av_ld_data_aligned_unfiltered_9_is_x;
- reg d_write;
- wire test_has_ended;
- assign D_op_call = D_iw_op == 0;
- assign D_op_jmpi = D_iw_op == 1;
- assign D_op_ldbu = D_iw_op == 3;
- assign D_op_addi = D_iw_op == 4;
- assign D_op_stb = D_iw_op == 5;
- assign D_op_br = D_iw_op == 6;
- assign D_op_ldb = D_iw_op == 7;
- assign D_op_cmpgei = D_iw_op == 8;
- assign D_op_ldhu = D_iw_op == 11;
- assign D_op_andi = D_iw_op == 12;
- assign D_op_sth = D_iw_op == 13;
- assign D_op_bge = D_iw_op == 14;
- assign D_op_ldh = D_iw_op == 15;
- assign D_op_cmplti = D_iw_op == 16;
- assign D_op_initda = D_iw_op == 19;
- assign D_op_ori = D_iw_op == 20;
- assign D_op_stw = D_iw_op == 21;
- assign D_op_blt = D_iw_op == 22;
- assign D_op_ldw = D_iw_op == 23;
- assign D_op_cmpnei = D_iw_op == 24;
- assign D_op_flushda = D_iw_op == 27;
- assign D_op_xori = D_iw_op == 28;
- assign D_op_stc = D_iw_op == 29;
- assign D_op_bne = D_iw_op == 30;
- assign D_op_ldl = D_iw_op == 31;
- assign D_op_cmpeqi = D_iw_op == 32;
- assign D_op_ldbuio = D_iw_op == 35;
- assign D_op_muli = D_iw_op == 36;
- assign D_op_stbio = D_iw_op == 37;
- assign D_op_beq = D_iw_op == 38;
- assign D_op_ldbio = D_iw_op == 39;
- assign D_op_cmpgeui = D_iw_op == 40;
- assign D_op_ldhuio = D_iw_op == 43;
- assign D_op_andhi = D_iw_op == 44;
- assign D_op_sthio = D_iw_op == 45;
- assign D_op_bgeu = D_iw_op == 46;
- assign D_op_ldhio = D_iw_op == 47;
- assign D_op_cmpltui = D_iw_op == 48;
- assign D_op_initd = D_iw_op == 51;
- assign D_op_orhi = D_iw_op == 52;
- assign D_op_stwio = D_iw_op == 53;
- assign D_op_bltu = D_iw_op == 54;
- assign D_op_ldwio = D_iw_op == 55;
- assign D_op_rdprs = D_iw_op == 56;
- assign D_op_flushd = D_iw_op == 59;
- assign D_op_xorhi = D_iw_op == 60;
- assign D_op_rsv02 = D_iw_op == 2;
- assign D_op_rsv09 = D_iw_op == 9;
- assign D_op_rsv10 = D_iw_op == 10;
- assign D_op_rsv17 = D_iw_op == 17;
- assign D_op_rsv18 = D_iw_op == 18;
- assign D_op_rsv25 = D_iw_op == 25;
- assign D_op_rsv26 = D_iw_op == 26;
- assign D_op_rsv33 = D_iw_op == 33;
- assign D_op_rsv34 = D_iw_op == 34;
- assign D_op_rsv41 = D_iw_op == 41;
- assign D_op_rsv42 = D_iw_op == 42;
- assign D_op_rsv49 = D_iw_op == 49;
- assign D_op_rsv57 = D_iw_op == 57;
- assign D_op_rsv61 = D_iw_op == 61;
- assign D_op_rsv62 = D_iw_op == 62;
- assign D_op_rsv63 = D_iw_op == 63;
- assign D_op_eret = D_op_opx & (D_iw_opx == 1);
- assign D_op_roli = D_op_opx & (D_iw_opx == 2);
- assign D_op_rol = D_op_opx & (D_iw_opx == 3);
- assign D_op_flushp = D_op_opx & (D_iw_opx == 4);
- assign D_op_ret = D_op_opx & (D_iw_opx == 5);
- assign D_op_nor = D_op_opx & (D_iw_opx == 6);
- assign D_op_mulxuu = D_op_opx & (D_iw_opx == 7);
- assign D_op_cmpge = D_op_opx & (D_iw_opx == 8);
- assign D_op_bret = D_op_opx & (D_iw_opx == 9);
- assign D_op_ror = D_op_opx & (D_iw_opx == 11);
- assign D_op_flushi = D_op_opx & (D_iw_opx == 12);
- assign D_op_jmp = D_op_opx & (D_iw_opx == 13);
- assign D_op_and = D_op_opx & (D_iw_opx == 14);
- assign D_op_cmplt = D_op_opx & (D_iw_opx == 16);
- assign D_op_slli = D_op_opx & (D_iw_opx == 18);
- assign D_op_sll = D_op_opx & (D_iw_opx == 19);
- assign D_op_wrprs = D_op_opx & (D_iw_opx == 20);
- assign D_op_or = D_op_opx & (D_iw_opx == 22);
- assign D_op_mulxsu = D_op_opx & (D_iw_opx == 23);
- assign D_op_cmpne = D_op_opx & (D_iw_opx == 24);
- assign D_op_srli = D_op_opx & (D_iw_opx == 26);
- assign D_op_srl = D_op_opx & (D_iw_opx == 27);
- assign D_op_nextpc = D_op_opx & (D_iw_opx == 28);
- assign D_op_callr = D_op_opx & (D_iw_opx == 29);
- assign D_op_xor = D_op_opx & (D_iw_opx == 30);
- assign D_op_mulxss = D_op_opx & (D_iw_opx == 31);
- assign D_op_cmpeq = D_op_opx & (D_iw_opx == 32);
- assign D_op_divu = D_op_opx & (D_iw_opx == 36);
- assign D_op_div = D_op_opx & (D_iw_opx == 37);
- assign D_op_rdctl = D_op_opx & (D_iw_opx == 38);
- assign D_op_mul = D_op_opx & (D_iw_opx == 39);
- assign D_op_cmpgeu = D_op_opx & (D_iw_opx == 40);
- assign D_op_initi = D_op_opx & (D_iw_opx == 41);
- assign D_op_trap = D_op_opx & (D_iw_opx == 45);
- assign D_op_wrctl = D_op_opx & (D_iw_opx == 46);
- assign D_op_cmpltu = D_op_opx & (D_iw_opx == 48);
- assign D_op_add = D_op_opx & (D_iw_opx == 49);
- assign D_op_break = D_op_opx & (D_iw_opx == 52);
- assign D_op_hbreak = D_op_opx & (D_iw_opx == 53);
- assign D_op_sync = D_op_opx & (D_iw_opx == 54);
- assign D_op_sub = D_op_opx & (D_iw_opx == 57);
- assign D_op_srai = D_op_opx & (D_iw_opx == 58);
- assign D_op_sra = D_op_opx & (D_iw_opx == 59);
- assign D_op_intr = D_op_opx & (D_iw_opx == 61);
- assign D_op_crst = D_op_opx & (D_iw_opx == 62);
- assign D_op_rsvx00 = D_op_opx & (D_iw_opx == 0);
- assign D_op_rsvx10 = D_op_opx & (D_iw_opx == 10);
- assign D_op_rsvx15 = D_op_opx & (D_iw_opx == 15);
- assign D_op_rsvx17 = D_op_opx & (D_iw_opx == 17);
- assign D_op_rsvx21 = D_op_opx & (D_iw_opx == 21);
- assign D_op_rsvx25 = D_op_opx & (D_iw_opx == 25);
- assign D_op_rsvx33 = D_op_opx & (D_iw_opx == 33);
- assign D_op_rsvx34 = D_op_opx & (D_iw_opx == 34);
- assign D_op_rsvx35 = D_op_opx & (D_iw_opx == 35);
- assign D_op_rsvx42 = D_op_opx & (D_iw_opx == 42);
- assign D_op_rsvx43 = D_op_opx & (D_iw_opx == 43);
- assign D_op_rsvx44 = D_op_opx & (D_iw_opx == 44);
- assign D_op_rsvx47 = D_op_opx & (D_iw_opx == 47);
- assign D_op_rsvx50 = D_op_opx & (D_iw_opx == 50);
- assign D_op_rsvx51 = D_op_opx & (D_iw_opx == 51);
- assign D_op_rsvx55 = D_op_opx & (D_iw_opx == 55);
- assign D_op_rsvx56 = D_op_opx & (D_iw_opx == 56);
- assign D_op_rsvx60 = D_op_opx & (D_iw_opx == 60);
- assign D_op_rsvx63 = D_op_opx & (D_iw_opx == 63);
- assign D_op_opx = D_iw_op == 58;
- assign D_op_custom = D_iw_op == 50;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- d_write <= 0;
- else
- d_write <= d_write_nxt;
- end
-
-
- assign test_has_ended = 1'b0;
-
-//synthesis translate_off
-//////////////// SIMULATION-ONLY CONTENTS
- //Clearing 'X' data bits
- assign av_ld_data_aligned_unfiltered_0_is_x = ^(av_ld_data_aligned_unfiltered[0]) === 1'bx;
-
- assign av_ld_data_aligned_filtered[0] = (av_ld_data_aligned_unfiltered_0_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[0];
- assign av_ld_data_aligned_unfiltered_1_is_x = ^(av_ld_data_aligned_unfiltered[1]) === 1'bx;
- assign av_ld_data_aligned_filtered[1] = (av_ld_data_aligned_unfiltered_1_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[1];
- assign av_ld_data_aligned_unfiltered_2_is_x = ^(av_ld_data_aligned_unfiltered[2]) === 1'bx;
- assign av_ld_data_aligned_filtered[2] = (av_ld_data_aligned_unfiltered_2_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[2];
- assign av_ld_data_aligned_unfiltered_3_is_x = ^(av_ld_data_aligned_unfiltered[3]) === 1'bx;
- assign av_ld_data_aligned_filtered[3] = (av_ld_data_aligned_unfiltered_3_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[3];
- assign av_ld_data_aligned_unfiltered_4_is_x = ^(av_ld_data_aligned_unfiltered[4]) === 1'bx;
- assign av_ld_data_aligned_filtered[4] = (av_ld_data_aligned_unfiltered_4_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[4];
- assign av_ld_data_aligned_unfiltered_5_is_x = ^(av_ld_data_aligned_unfiltered[5]) === 1'bx;
- assign av_ld_data_aligned_filtered[5] = (av_ld_data_aligned_unfiltered_5_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[5];
- assign av_ld_data_aligned_unfiltered_6_is_x = ^(av_ld_data_aligned_unfiltered[6]) === 1'bx;
- assign av_ld_data_aligned_filtered[6] = (av_ld_data_aligned_unfiltered_6_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[6];
- assign av_ld_data_aligned_unfiltered_7_is_x = ^(av_ld_data_aligned_unfiltered[7]) === 1'bx;
- assign av_ld_data_aligned_filtered[7] = (av_ld_data_aligned_unfiltered_7_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[7];
- assign av_ld_data_aligned_unfiltered_8_is_x = ^(av_ld_data_aligned_unfiltered[8]) === 1'bx;
- assign av_ld_data_aligned_filtered[8] = (av_ld_data_aligned_unfiltered_8_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[8];
- assign av_ld_data_aligned_unfiltered_9_is_x = ^(av_ld_data_aligned_unfiltered[9]) === 1'bx;
- assign av_ld_data_aligned_filtered[9] = (av_ld_data_aligned_unfiltered_9_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[9];
- assign av_ld_data_aligned_unfiltered_10_is_x = ^(av_ld_data_aligned_unfiltered[10]) === 1'bx;
- assign av_ld_data_aligned_filtered[10] = (av_ld_data_aligned_unfiltered_10_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[10];
- assign av_ld_data_aligned_unfiltered_11_is_x = ^(av_ld_data_aligned_unfiltered[11]) === 1'bx;
- assign av_ld_data_aligned_filtered[11] = (av_ld_data_aligned_unfiltered_11_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[11];
- assign av_ld_data_aligned_unfiltered_12_is_x = ^(av_ld_data_aligned_unfiltered[12]) === 1'bx;
- assign av_ld_data_aligned_filtered[12] = (av_ld_data_aligned_unfiltered_12_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[12];
- assign av_ld_data_aligned_unfiltered_13_is_x = ^(av_ld_data_aligned_unfiltered[13]) === 1'bx;
- assign av_ld_data_aligned_filtered[13] = (av_ld_data_aligned_unfiltered_13_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[13];
- assign av_ld_data_aligned_unfiltered_14_is_x = ^(av_ld_data_aligned_unfiltered[14]) === 1'bx;
- assign av_ld_data_aligned_filtered[14] = (av_ld_data_aligned_unfiltered_14_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[14];
- assign av_ld_data_aligned_unfiltered_15_is_x = ^(av_ld_data_aligned_unfiltered[15]) === 1'bx;
- assign av_ld_data_aligned_filtered[15] = (av_ld_data_aligned_unfiltered_15_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[15];
- assign av_ld_data_aligned_unfiltered_16_is_x = ^(av_ld_data_aligned_unfiltered[16]) === 1'bx;
- assign av_ld_data_aligned_filtered[16] = (av_ld_data_aligned_unfiltered_16_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[16];
- assign av_ld_data_aligned_unfiltered_17_is_x = ^(av_ld_data_aligned_unfiltered[17]) === 1'bx;
- assign av_ld_data_aligned_filtered[17] = (av_ld_data_aligned_unfiltered_17_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[17];
- assign av_ld_data_aligned_unfiltered_18_is_x = ^(av_ld_data_aligned_unfiltered[18]) === 1'bx;
- assign av_ld_data_aligned_filtered[18] = (av_ld_data_aligned_unfiltered_18_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[18];
- assign av_ld_data_aligned_unfiltered_19_is_x = ^(av_ld_data_aligned_unfiltered[19]) === 1'bx;
- assign av_ld_data_aligned_filtered[19] = (av_ld_data_aligned_unfiltered_19_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[19];
- assign av_ld_data_aligned_unfiltered_20_is_x = ^(av_ld_data_aligned_unfiltered[20]) === 1'bx;
- assign av_ld_data_aligned_filtered[20] = (av_ld_data_aligned_unfiltered_20_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[20];
- assign av_ld_data_aligned_unfiltered_21_is_x = ^(av_ld_data_aligned_unfiltered[21]) === 1'bx;
- assign av_ld_data_aligned_filtered[21] = (av_ld_data_aligned_unfiltered_21_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[21];
- assign av_ld_data_aligned_unfiltered_22_is_x = ^(av_ld_data_aligned_unfiltered[22]) === 1'bx;
- assign av_ld_data_aligned_filtered[22] = (av_ld_data_aligned_unfiltered_22_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[22];
- assign av_ld_data_aligned_unfiltered_23_is_x = ^(av_ld_data_aligned_unfiltered[23]) === 1'bx;
- assign av_ld_data_aligned_filtered[23] = (av_ld_data_aligned_unfiltered_23_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[23];
- assign av_ld_data_aligned_unfiltered_24_is_x = ^(av_ld_data_aligned_unfiltered[24]) === 1'bx;
- assign av_ld_data_aligned_filtered[24] = (av_ld_data_aligned_unfiltered_24_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[24];
- assign av_ld_data_aligned_unfiltered_25_is_x = ^(av_ld_data_aligned_unfiltered[25]) === 1'bx;
- assign av_ld_data_aligned_filtered[25] = (av_ld_data_aligned_unfiltered_25_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[25];
- assign av_ld_data_aligned_unfiltered_26_is_x = ^(av_ld_data_aligned_unfiltered[26]) === 1'bx;
- assign av_ld_data_aligned_filtered[26] = (av_ld_data_aligned_unfiltered_26_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[26];
- assign av_ld_data_aligned_unfiltered_27_is_x = ^(av_ld_data_aligned_unfiltered[27]) === 1'bx;
- assign av_ld_data_aligned_filtered[27] = (av_ld_data_aligned_unfiltered_27_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[27];
- assign av_ld_data_aligned_unfiltered_28_is_x = ^(av_ld_data_aligned_unfiltered[28]) === 1'bx;
- assign av_ld_data_aligned_filtered[28] = (av_ld_data_aligned_unfiltered_28_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[28];
- assign av_ld_data_aligned_unfiltered_29_is_x = ^(av_ld_data_aligned_unfiltered[29]) === 1'bx;
- assign av_ld_data_aligned_filtered[29] = (av_ld_data_aligned_unfiltered_29_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[29];
- assign av_ld_data_aligned_unfiltered_30_is_x = ^(av_ld_data_aligned_unfiltered[30]) === 1'bx;
- assign av_ld_data_aligned_filtered[30] = (av_ld_data_aligned_unfiltered_30_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[30];
- assign av_ld_data_aligned_unfiltered_31_is_x = ^(av_ld_data_aligned_unfiltered[31]) === 1'bx;
- assign av_ld_data_aligned_filtered[31] = (av_ld_data_aligned_unfiltered_31_is_x & (R_ctrl_ld_non_io)) ? 1'b0 : av_ld_data_aligned_unfiltered[31];
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(F_valid) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/F_valid is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(D_valid) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/D_valid is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(E_valid) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/E_valid is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(W_valid) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/W_valid is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (W_valid)
- if (^(R_wr_dst_reg) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/R_wr_dst_reg is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (W_valid & R_wr_dst_reg)
- if (^(W_wr_data) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/W_wr_data is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (W_valid & R_wr_dst_reg)
- if (^(R_dst_regnum) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/R_dst_regnum is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(d_write) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/d_write is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (d_write)
- if (^(d_byteenable) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/d_byteenable is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (d_write | d_read)
- if (^(d_address) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/d_address is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(d_read) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/d_read is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk)
- begin
- if (reset_n)
- if (^(i_read) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/i_read is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (i_read)
- if (^(i_address) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/i_address is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (i_read & ~i_waitrequest)
- if (^(i_readdata) === 1'bx)
- begin
- $write("%0d ns: ERROR: nios_system_nios2_processor_test_bench/i_readdata is 'x'\n", $time);
- $stop;
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (W_valid & R_ctrl_ld)
- if (^(av_ld_data_aligned_unfiltered) === 1'bx)
- begin
- $write("%0d ns: WARNING: nios_system_nios2_processor_test_bench/av_ld_data_aligned_unfiltered is 'x'\n", $time);
- end
- end
-
-
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- begin
- end
- else if (W_valid & R_wr_dst_reg)
- if (^(W_wr_data) === 1'bx)
- begin
- $write("%0d ns: WARNING: nios_system_nios2_processor_test_bench/W_wr_data is 'x'\n", $time);
- end
- end
-
-
-
-//////////////// END SIMULATION-ONLY CONTENTS
-
-//synthesis translate_on
-//synthesis read_comments_as_HDL on
-//
-// assign av_ld_data_aligned_filtered = av_ld_data_aligned_unfiltered;
-//
-//synthesis read_comments_as_HDL off
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_onchip_memory.hex b/db/ip/nios_system/submodules/nios_system_onchip_memory.hex
deleted file mode 100644
index e265501..0000000
--- a/db/ip/nios_system/submodules/nios_system_onchip_memory.hex
+++ /dev/null
@@ -1,51201 +0,0 @@
-:0400000000000000FC
-:0400010000000000FB
-:0400020000000000FA
-:0400030000000000F9
-:0400040000000000F8
-:0400050000000000F7
-:0400060000000000F6
-:0400070000000000F5
-:0400080000000000F4
-:0400090000000000F3
-:04000A0000000000F2
-:04000B0000000000F1
-:04000C0000000000F0
-:04000D0000000000EF
-:04000E0000000000EE
-:04000F0000000000ED
-:0400100000000000EC
-:0400110000000000EB
-:0400120000000000EA
-:0400130000000000E9
-:0400140000000000E8
-:0400150000000000E7
-:0400160000000000E6
-:0400170000000000E5
-:0400180000000000E4
-:0400190000000000E3
-:04001A0000000000E2
-:04001B0000000000E1
-:04001C0000000000E0
-:04001D0000000000DF
-:04001E0000000000DE
-:04001F0000000000DD
-:0400200000000000DC
-:0400210000000000DB
-:0400220000000000DA
-:0400230000000000D9
-:0400240000000000D8
-:0400250000000000D7
-:0400260000000000D6
-:0400270000000000D5
-:0400280000000000D4
-:0400290000000000D3
-:04002A0000000000D2
-:04002B0000000000D1
-:04002C0000000000D0
-:04002D0000000000CF
-:04002E0000000000CE
-:04002F0000000000CD
-:0400300000000000CC
-:0400310000000000CB
-:0400320000000000CA
-:0400330000000000C9
-:0400340000000000C8
-:0400350000000000C7
-:0400360000000000C6
-:0400370000000000C5
-:0400380000000000C4
-:0400390000000000C3
-:04003A0000000000C2
-:04003B0000000000C1
-:04003C0000000000C0
-:04003D0000000000BF
-:04003E0000000000BE
-:04003F0000000000BD
-:0400400000000000BC
-:0400410000000000BB
-:0400420000000000BA
-:0400430000000000B9
-:0400440000000000B8
-:0400450000000000B7
-:0400460000000000B6
-:0400470000000000B5
-:0400480000000000B4
-:0400490000000000B3
-:04004A0000000000B2
-:04004B0000000000B1
-:04004C0000000000B0
-:04004D0000000000AF
-:04004E0000000000AE
-:04004F0000000000AD
-:0400500000000000AC
-:0400510000000000AB
-:0400520000000000AA
-:0400530000000000A9
-:0400540000000000A8
-:0400550000000000A7
-:0400560000000000A6
-:0400570000000000A5
-:0400580000000000A4
-:0400590000000000A3
-:04005A0000000000A2
-:04005B0000000000A1
-:04005C0000000000A0
-:04005D00000000009F
-:04005E00000000009E
-:04005F00000000009D
-:04006000000000009C
-:04006100000000009B
-:04006200000000009A
-:040063000000000099
-:040064000000000098
-:040065000000000097
-:040066000000000096
-:040067000000000095
-:040068000000000094
-:040069000000000093
-:04006A000000000092
-:04006B000000000091
-:04006C000000000090
-:04006D00000000008F
-:04006E00000000008E
-:04006F00000000008D
-:04007000000000008C
-:04007100000000008B
-:04007200000000008A
-:040073000000000089
-:040074000000000088
-:040075000000000087
-:040076000000000086
-:040077000000000085
-:040078000000000084
-:040079000000000083
-:04007A000000000082
-:04007B000000000081
-:04007C000000000080
-:04007D00000000007F
-:04007E00000000007E
-:04007F00000000007D
-:04008000000000007C
-:04008100000000007B
-:04008200000000007A
-:040083000000000079
-:040084000000000078
-:040085000000000077
-:040086000000000076
-:040087000000000075
-:040088000000000074
-:040089000000000073
-:04008A000000000072
-:04008B000000000071
-:04008C000000000070
-:04008D00000000006F
-:04008E00000000006E
-:04008F00000000006D
-:04009000000000006C
-:04009100000000006B
-:04009200000000006A
-:040093000000000069
-:040094000000000068
-:040095000000000067
-:040096000000000066
-:040097000000000065
-:040098000000000064
-:040099000000000063
-:04009A000000000062
-:04009B000000000061
-:04009C000000000060
-:04009D00000000005F
-:04009E00000000005E
-:04009F00000000005D
-:0400A000000000005C
-:0400A100000000005B
-:0400A200000000005A
-:0400A3000000000059
-:0400A4000000000058
-:0400A5000000000057
-:0400A6000000000056
-:0400A7000000000055
-:0400A8000000000054
-:0400A9000000000053
-:0400AA000000000052
-:0400AB000000000051
-:0400AC000000000050
-:0400AD00000000004F
-:0400AE00000000004E
-:0400AF00000000004D
-:0400B000000000004C
-:0400B100000000004B
-:0400B200000000004A
-:0400B3000000000049
-:0400B4000000000048
-:0400B5000000000047
-:0400B6000000000046
-:0400B7000000000045
-:0400B8000000000044
-:0400B9000000000043
-:0400BA000000000042
-:0400BB000000000041
-:0400BC000000000040
-:0400BD00000000003F
-:0400BE00000000003E
-:0400BF00000000003D
-:0400C000000000003C
-:0400C100000000003B
-:0400C200000000003A
-:0400C3000000000039
-:0400C4000000000038
-:0400C5000000000037
-:0400C6000000000036
-:0400C7000000000035
-:0400C8000000000034
-:0400C9000000000033
-:0400CA000000000032
-:0400CB000000000031
-:0400CC000000000030
-:0400CD00000000002F
-:0400CE00000000002E
-:0400CF00000000002D
-:0400D000000000002C
-:0400D100000000002B
-:0400D200000000002A
-:0400D3000000000029
-:0400D4000000000028
-:0400D5000000000027
-:0400D6000000000026
-:0400D7000000000025
-:0400D8000000000024
-:0400D9000000000023
-:0400DA000000000022
-:0400DB000000000021
-:0400DC000000000020
-:0400DD00000000001F
-:0400DE00000000001E
-:0400DF00000000001D
-:0400E000000000001C
-:0400E100000000001B
-:0400E200000000001A
-:0400E3000000000019
-:0400E4000000000018
-:0400E5000000000017
-:0400E6000000000016
-:0400E7000000000015
-:0400E8000000000014
-:0400E9000000000013
-:0400EA000000000012
-:0400EB000000000011
-:0400EC000000000010
-:0400ED00000000000F
-:0400EE00000000000E
-:0400EF00000000000D
-:0400F000000000000C
-:0400F100000000000B
-:0400F200000000000A
-:0400F3000000000009
-:0400F4000000000008
-:0400F5000000000007
-:0400F6000000000006
-:0400F7000000000005
-:0400F8000000000004
-:0400F9000000000003
-:0400FA000000000002
-:0400FB000000000001
-:0400FC000000000000
-:0400FD0000000000FF
-:0400FE0000000000FE
-:0400FF0000000000FD
-:0401000000000000FB
-:0401010000000000FA
-:0401020000000000F9
-:0401030000000000F8
-:0401040000000000F7
-:0401050000000000F6
-:0401060000000000F5
-:0401070000000000F4
-:0401080000000000F3
-:0401090000000000F2
-:04010A0000000000F1
-:04010B0000000000F0
-:04010C0000000000EF
-:04010D0000000000EE
-:04010E0000000000ED
-:04010F0000000000EC
-:0401100000000000EB
-:0401110000000000EA
-:0401120000000000E9
-:0401130000000000E8
-:0401140000000000E7
-:0401150000000000E6
-:0401160000000000E5
-:0401170000000000E4
-:0401180000000000E3
-:0401190000000000E2
-:04011A0000000000E1
-:04011B0000000000E0
-:04011C0000000000DF
-:04011D0000000000DE
-:04011E0000000000DD
-:04011F0000000000DC
-:0401200000000000DB
-:0401210000000000DA
-:0401220000000000D9
-:0401230000000000D8
-:0401240000000000D7
-:0401250000000000D6
-:0401260000000000D5
-:0401270000000000D4
-:0401280000000000D3
-:0401290000000000D2
-:04012A0000000000D1
-:04012B0000000000D0
-:04012C0000000000CF
-:04012D0000000000CE
-:04012E0000000000CD
-:04012F0000000000CC
-:0401300000000000CB
-:0401310000000000CA
-:0401320000000000C9
-:0401330000000000C8
-:0401340000000000C7
-:0401350000000000C6
-:0401360000000000C5
-:0401370000000000C4
-:0401380000000000C3
-:0401390000000000C2
-:04013A0000000000C1
-:04013B0000000000C0
-:04013C0000000000BF
-:04013D0000000000BE
-:04013E0000000000BD
-:04013F0000000000BC
-:0401400000000000BB
-:0401410000000000BA
-:0401420000000000B9
-:0401430000000000B8
-:0401440000000000B7
-:0401450000000000B6
-:0401460000000000B5
-:0401470000000000B4
-:0401480000000000B3
-:0401490000000000B2
-:04014A0000000000B1
-:04014B0000000000B0
-:04014C0000000000AF
-:04014D0000000000AE
-:04014E0000000000AD
-:04014F0000000000AC
-:0401500000000000AB
-:0401510000000000AA
-:0401520000000000A9
-:0401530000000000A8
-:0401540000000000A7
-:0401550000000000A6
-:0401560000000000A5
-:0401570000000000A4
-:0401580000000000A3
-:0401590000000000A2
-:04015A0000000000A1
-:04015B0000000000A0
-:04015C00000000009F
-:04015D00000000009E
-:04015E00000000009D
-:04015F00000000009C
-:04016000000000009B
-:04016100000000009A
-:040162000000000099
-:040163000000000098
-:040164000000000097
-:040165000000000096
-:040166000000000095
-:040167000000000094
-:040168000000000093
-:040169000000000092
-:04016A000000000091
-:04016B000000000090
-:04016C00000000008F
-:04016D00000000008E
-:04016E00000000008D
-:04016F00000000008C
-:04017000000000008B
-:04017100000000008A
-:040172000000000089
-:040173000000000088
-:040174000000000087
-:040175000000000086
-:040176000000000085
-:040177000000000084
-:040178000000000083
-:040179000000000082
-:04017A000000000081
-:04017B000000000080
-:04017C00000000007F
-:04017D00000000007E
-:04017E00000000007D
-:04017F00000000007C
-:04018000000000007B
-:04018100000000007A
-:040182000000000079
-:040183000000000078
-:040184000000000077
-:040185000000000076
-:040186000000000075
-:040187000000000074
-:040188000000000073
-:040189000000000072
-:04018A000000000071
-:04018B000000000070
-:04018C00000000006F
-:04018D00000000006E
-:04018E00000000006D
-:04018F00000000006C
-:04019000000000006B
-:04019100000000006A
-:040192000000000069
-:040193000000000068
-:040194000000000067
-:040195000000000066
-:040196000000000065
-:040197000000000064
-:040198000000000063
-:040199000000000062
-:04019A000000000061
-:04019B000000000060
-:04019C00000000005F
-:04019D00000000005E
-:04019E00000000005D
-:04019F00000000005C
-:0401A000000000005B
-:0401A100000000005A
-:0401A2000000000059
-:0401A3000000000058
-:0401A4000000000057
-:0401A5000000000056
-:0401A6000000000055
-:0401A7000000000054
-:0401A8000000000053
-:0401A9000000000052
-:0401AA000000000051
-:0401AB000000000050
-:0401AC00000000004F
-:0401AD00000000004E
-:0401AE00000000004D
-:0401AF00000000004C
-:0401B000000000004B
-:0401B100000000004A
-:0401B2000000000049
-:0401B3000000000048
-:0401B4000000000047
-:0401B5000000000046
-:0401B6000000000045
-:0401B7000000000044
-:0401B8000000000043
-:0401B9000000000042
-:0401BA000000000041
-:0401BB000000000040
-:0401BC00000000003F
-:0401BD00000000003E
-:0401BE00000000003D
-:0401BF00000000003C
-:0401C000000000003B
-:0401C100000000003A
-:0401C2000000000039
-:0401C3000000000038
-:0401C4000000000037
-:0401C5000000000036
-:0401C6000000000035
-:0401C7000000000034
-:0401C8000000000033
-:0401C9000000000032
-:0401CA000000000031
-:0401CB000000000030
-:0401CC00000000002F
-:0401CD00000000002E
-:0401CE00000000002D
-:0401CF00000000002C
-:0401D000000000002B
-:0401D100000000002A
-:0401D2000000000029
-:0401D3000000000028
-:0401D4000000000027
-:0401D5000000000026
-:0401D6000000000025
-:0401D7000000000024
-:0401D8000000000023
-:0401D9000000000022
-:0401DA000000000021
-:0401DB000000000020
-:0401DC00000000001F
-:0401DD00000000001E
-:0401DE00000000001D
-:0401DF00000000001C
-:0401E000000000001B
-:0401E100000000001A
-:0401E2000000000019
-:0401E3000000000018
-:0401E4000000000017
-:0401E5000000000016
-:0401E6000000000015
-:0401E7000000000014
-:0401E8000000000013
-:0401E9000000000012
-:0401EA000000000011
-:0401EB000000000010
-:0401EC00000000000F
-:0401ED00000000000E
-:0401EE00000000000D
-:0401EF00000000000C
-:0401F000000000000B
-:0401F100000000000A
-:0401F2000000000009
-:0401F3000000000008
-:0401F4000000000007
-:0401F5000000000006
-:0401F6000000000005
-:0401F7000000000004
-:0401F8000000000003
-:0401F9000000000002
-:0401FA000000000001
-:0401FB000000000000
-:0401FC0000000000FF
-:0401FD0000000000FE
-:0401FE0000000000FD
-:0401FF0000000000FC
-:0402000000000000FA
-:0402010000000000F9
-:0402020000000000F8
-:0402030000000000F7
-:0402040000000000F6
-:0402050000000000F5
-:0402060000000000F4
-:0402070000000000F3
-:0402080000000000F2
-:0402090000000000F1
-:04020A0000000000F0
-:04020B0000000000EF
-:04020C0000000000EE
-:04020D0000000000ED
-:04020E0000000000EC
-:04020F0000000000EB
-:0402100000000000EA
-:0402110000000000E9
-:0402120000000000E8
-:0402130000000000E7
-:0402140000000000E6
-:0402150000000000E5
-:0402160000000000E4
-:0402170000000000E3
-:0402180000000000E2
-:0402190000000000E1
-:04021A0000000000E0
-:04021B0000000000DF
-:04021C0000000000DE
-:04021D0000000000DD
-:04021E0000000000DC
-:04021F0000000000DB
-:0402200000000000DA
-:0402210000000000D9
-:0402220000000000D8
-:0402230000000000D7
-:0402240000000000D6
-:0402250000000000D5
-:0402260000000000D4
-:0402270000000000D3
-:0402280000000000D2
-:0402290000000000D1
-:04022A0000000000D0
-:04022B0000000000CF
-:04022C0000000000CE
-:04022D0000000000CD
-:04022E0000000000CC
-:04022F0000000000CB
-:0402300000000000CA
-:0402310000000000C9
-:0402320000000000C8
-:0402330000000000C7
-:0402340000000000C6
-:0402350000000000C5
-:0402360000000000C4
-:0402370000000000C3
-:0402380000000000C2
-:0402390000000000C1
-:04023A0000000000C0
-:04023B0000000000BF
-:04023C0000000000BE
-:04023D0000000000BD
-:04023E0000000000BC
-:04023F0000000000BB
-:0402400000000000BA
-:0402410000000000B9
-:0402420000000000B8
-:0402430000000000B7
-:0402440000000000B6
-:0402450000000000B5
-:0402460000000000B4
-:0402470000000000B3
-:0402480000000000B2
-:0402490000000000B1
-:04024A0000000000B0
-:04024B0000000000AF
-:04024C0000000000AE
-:04024D0000000000AD
-:04024E0000000000AC
-:04024F0000000000AB
-:0402500000000000AA
-:0402510000000000A9
-:0402520000000000A8
-:0402530000000000A7
-:0402540000000000A6
-:0402550000000000A5
-:0402560000000000A4
-:0402570000000000A3
-:0402580000000000A2
-:0402590000000000A1
-:04025A0000000000A0
-:04025B00000000009F
-:04025C00000000009E
-:04025D00000000009D
-:04025E00000000009C
-:04025F00000000009B
-:04026000000000009A
-:040261000000000099
-:040262000000000098
-:040263000000000097
-:040264000000000096
-:040265000000000095
-:040266000000000094
-:040267000000000093
-:040268000000000092
-:040269000000000091
-:04026A000000000090
-:04026B00000000008F
-:04026C00000000008E
-:04026D00000000008D
-:04026E00000000008C
-:04026F00000000008B
-:04027000000000008A
-:040271000000000089
-:040272000000000088
-:040273000000000087
-:040274000000000086
-:040275000000000085
-:040276000000000084
-:040277000000000083
-:040278000000000082
-:040279000000000081
-:04027A000000000080
-:04027B00000000007F
-:04027C00000000007E
-:04027D00000000007D
-:04027E00000000007C
-:04027F00000000007B
-:04028000000000007A
-:040281000000000079
-:040282000000000078
-:040283000000000077
-:040284000000000076
-:040285000000000075
-:040286000000000074
-:040287000000000073
-:040288000000000072
-:040289000000000071
-:04028A000000000070
-:04028B00000000006F
-:04028C00000000006E
-:04028D00000000006D
-:04028E00000000006C
-:04028F00000000006B
-:04029000000000006A
-:040291000000000069
-:040292000000000068
-:040293000000000067
-:040294000000000066
-:040295000000000065
-:040296000000000064
-:040297000000000063
-:040298000000000062
-:040299000000000061
-:04029A000000000060
-:04029B00000000005F
-:04029C00000000005E
-:04029D00000000005D
-:04029E00000000005C
-:04029F00000000005B
-:0402A000000000005A
-:0402A1000000000059
-:0402A2000000000058
-:0402A3000000000057
-:0402A4000000000056
-:0402A5000000000055
-:0402A6000000000054
-:0402A7000000000053
-:0402A8000000000052
-:0402A9000000000051
-:0402AA000000000050
-:0402AB00000000004F
-:0402AC00000000004E
-:0402AD00000000004D
-:0402AE00000000004C
-:0402AF00000000004B
-:0402B000000000004A
-:0402B1000000000049
-:0402B2000000000048
-:0402B3000000000047
-:0402B4000000000046
-:0402B5000000000045
-:0402B6000000000044
-:0402B7000000000043
-:0402B8000000000042
-:0402B9000000000041
-:0402BA000000000040
-:0402BB00000000003F
-:0402BC00000000003E
-:0402BD00000000003D
-:0402BE00000000003C
-:0402BF00000000003B
-:0402C000000000003A
-:0402C1000000000039
-:0402C2000000000038
-:0402C3000000000037
-:0402C4000000000036
-:0402C5000000000035
-:0402C6000000000034
-:0402C7000000000033
-:0402C8000000000032
-:0402C9000000000031
-:0402CA000000000030
-:0402CB00000000002F
-:0402CC00000000002E
-:0402CD00000000002D
-:0402CE00000000002C
-:0402CF00000000002B
-:0402D000000000002A
-:0402D1000000000029
-:0402D2000000000028
-:0402D3000000000027
-:0402D4000000000026
-:0402D5000000000025
-:0402D6000000000024
-:0402D7000000000023
-:0402D8000000000022
-:0402D9000000000021
-:0402DA000000000020
-:0402DB00000000001F
-:0402DC00000000001E
-:0402DD00000000001D
-:0402DE00000000001C
-:0402DF00000000001B
-:0402E000000000001A
-:0402E1000000000019
-:0402E2000000000018
-:0402E3000000000017
-:0402E4000000000016
-:0402E5000000000015
-:0402E6000000000014
-:0402E7000000000013
-:0402E8000000000012
-:0402E9000000000011
-:0402EA000000000010
-:0402EB00000000000F
-:0402EC00000000000E
-:0402ED00000000000D
-:0402EE00000000000C
-:0402EF00000000000B
-:0402F000000000000A
-:0402F1000000000009
-:0402F2000000000008
-:0402F3000000000007
-:0402F4000000000006
-:0402F5000000000005
-:0402F6000000000004
-:0402F7000000000003
-:0402F8000000000002
-:0402F9000000000001
-:0402FA000000000000
-:0402FB0000000000FF
-:0402FC0000000000FE
-:0402FD0000000000FD
-:0402FE0000000000FC
-:0402FF0000000000FB
-:0403000000000000F9
-:0403010000000000F8
-:0403020000000000F7
-:0403030000000000F6
-:0403040000000000F5
-:0403050000000000F4
-:0403060000000000F3
-:0403070000000000F2
-:0403080000000000F1
-:0403090000000000F0
-:04030A0000000000EF
-:04030B0000000000EE
-:04030C0000000000ED
-:04030D0000000000EC
-:04030E0000000000EB
-:04030F0000000000EA
-:0403100000000000E9
-:0403110000000000E8
-:0403120000000000E7
-:0403130000000000E6
-:0403140000000000E5
-:0403150000000000E4
-:0403160000000000E3
-:0403170000000000E2
-:0403180000000000E1
-:0403190000000000E0
-:04031A0000000000DF
-:04031B0000000000DE
-:04031C0000000000DD
-:04031D0000000000DC
-:04031E0000000000DB
-:04031F0000000000DA
-:0403200000000000D9
-:0403210000000000D8
-:0403220000000000D7
-:0403230000000000D6
-:0403240000000000D5
-:0403250000000000D4
-:0403260000000000D3
-:0403270000000000D2
-:0403280000000000D1
-:0403290000000000D0
-:04032A0000000000CF
-:04032B0000000000CE
-:04032C0000000000CD
-:04032D0000000000CC
-:04032E0000000000CB
-:04032F0000000000CA
-:0403300000000000C9
-:0403310000000000C8
-:0403320000000000C7
-:0403330000000000C6
-:0403340000000000C5
-:0403350000000000C4
-:0403360000000000C3
-:0403370000000000C2
-:0403380000000000C1
-:0403390000000000C0
-:04033A0000000000BF
-:04033B0000000000BE
-:04033C0000000000BD
-:04033D0000000000BC
-:04033E0000000000BB
-:04033F0000000000BA
-:0403400000000000B9
-:0403410000000000B8
-:0403420000000000B7
-:0403430000000000B6
-:0403440000000000B5
-:0403450000000000B4
-:0403460000000000B3
-:0403470000000000B2
-:0403480000000000B1
-:0403490000000000B0
-:04034A0000000000AF
-:04034B0000000000AE
-:04034C0000000000AD
-:04034D0000000000AC
-:04034E0000000000AB
-:04034F0000000000AA
-:0403500000000000A9
-:0403510000000000A8
-:0403520000000000A7
-:0403530000000000A6
-:0403540000000000A5
-:0403550000000000A4
-:0403560000000000A3
-:0403570000000000A2
-:0403580000000000A1
-:0403590000000000A0
-:04035A00000000009F
-:04035B00000000009E
-:04035C00000000009D
-:04035D00000000009C
-:04035E00000000009B
-:04035F00000000009A
-:040360000000000099
-:040361000000000098
-:040362000000000097
-:040363000000000096
-:040364000000000095
-:040365000000000094
-:040366000000000093
-:040367000000000092
-:040368000000000091
-:040369000000000090
-:04036A00000000008F
-:04036B00000000008E
-:04036C00000000008D
-:04036D00000000008C
-:04036E00000000008B
-:04036F00000000008A
-:040370000000000089
-:040371000000000088
-:040372000000000087
-:040373000000000086
-:040374000000000085
-:040375000000000084
-:040376000000000083
-:040377000000000082
-:040378000000000081
-:040379000000000080
-:04037A00000000007F
-:04037B00000000007E
-:04037C00000000007D
-:04037D00000000007C
-:04037E00000000007B
-:04037F00000000007A
-:040380000000000079
-:040381000000000078
-:040382000000000077
-:040383000000000076
-:040384000000000075
-:040385000000000074
-:040386000000000073
-:040387000000000072
-:040388000000000071
-:040389000000000070
-:04038A00000000006F
-:04038B00000000006E
-:04038C00000000006D
-:04038D00000000006C
-:04038E00000000006B
-:04038F00000000006A
-:040390000000000069
-:040391000000000068
-:040392000000000067
-:040393000000000066
-:040394000000000065
-:040395000000000064
-:040396000000000063
-:040397000000000062
-:040398000000000061
-:040399000000000060
-:04039A00000000005F
-:04039B00000000005E
-:04039C00000000005D
-:04039D00000000005C
-:04039E00000000005B
-:04039F00000000005A
-:0403A0000000000059
-:0403A1000000000058
-:0403A2000000000057
-:0403A3000000000056
-:0403A4000000000055
-:0403A5000000000054
-:0403A6000000000053
-:0403A7000000000052
-:0403A8000000000051
-:0403A9000000000050
-:0403AA00000000004F
-:0403AB00000000004E
-:0403AC00000000004D
-:0403AD00000000004C
-:0403AE00000000004B
-:0403AF00000000004A
-:0403B0000000000049
-:0403B1000000000048
-:0403B2000000000047
-:0403B3000000000046
-:0403B4000000000045
-:0403B5000000000044
-:0403B6000000000043
-:0403B7000000000042
-:0403B8000000000041
-:0403B9000000000040
-:0403BA00000000003F
-:0403BB00000000003E
-:0403BC00000000003D
-:0403BD00000000003C
-:0403BE00000000003B
-:0403BF00000000003A
-:0403C0000000000039
-:0403C1000000000038
-:0403C2000000000037
-:0403C3000000000036
-:0403C4000000000035
-:0403C5000000000034
-:0403C6000000000033
-:0403C7000000000032
-:0403C8000000000031
-:0403C9000000000030
-:0403CA00000000002F
-:0403CB00000000002E
-:0403CC00000000002D
-:0403CD00000000002C
-:0403CE00000000002B
-:0403CF00000000002A
-:0403D0000000000029
-:0403D1000000000028
-:0403D2000000000027
-:0403D3000000000026
-:0403D4000000000025
-:0403D5000000000024
-:0403D6000000000023
-:0403D7000000000022
-:0403D8000000000021
-:0403D9000000000020
-:0403DA00000000001F
-:0403DB00000000001E
-:0403DC00000000001D
-:0403DD00000000001C
-:0403DE00000000001B
-:0403DF00000000001A
-:0403E0000000000019
-:0403E1000000000018
-:0403E2000000000017
-:0403E3000000000016
-:0403E4000000000015
-:0403E5000000000014
-:0403E6000000000013
-:0403E7000000000012
-:0403E8000000000011
-:0403E9000000000010
-:0403EA00000000000F
-:0403EB00000000000E
-:0403EC00000000000D
-:0403ED00000000000C
-:0403EE00000000000B
-:0403EF00000000000A
-:0403F0000000000009
-:0403F1000000000008
-:0403F2000000000007
-:0403F3000000000006
-:0403F4000000000005
-:0403F5000000000004
-:0403F6000000000003
-:0403F7000000000002
-:0403F8000000000001
-:0403F9000000000000
-:0403FA0000000000FF
-:0403FB0000000000FE
-:0403FC0000000000FD
-:0403FD0000000000FC
-:0403FE0000000000FB
-:0403FF0000000000FA
-:0404000000000000F8
-:0404010000000000F7
-:0404020000000000F6
-:0404030000000000F5
-:0404040000000000F4
-:0404050000000000F3
-:0404060000000000F2
-:0404070000000000F1
-:0404080000000000F0
-:0404090000000000EF
-:04040A0000000000EE
-:04040B0000000000ED
-:04040C0000000000EC
-:04040D0000000000EB
-:04040E0000000000EA
-:04040F0000000000E9
-:0404100000000000E8
-:0404110000000000E7
-:0404120000000000E6
-:0404130000000000E5
-:0404140000000000E4
-:0404150000000000E3
-:0404160000000000E2
-:0404170000000000E1
-:0404180000000000E0
-:0404190000000000DF
-:04041A0000000000DE
-:04041B0000000000DD
-:04041C0000000000DC
-:04041D0000000000DB
-:04041E0000000000DA
-:04041F0000000000D9
-:0404200000000000D8
-:0404210000000000D7
-:0404220000000000D6
-:0404230000000000D5
-:0404240000000000D4
-:0404250000000000D3
-:0404260000000000D2
-:0404270000000000D1
-:0404280000000000D0
-:0404290000000000CF
-:04042A0000000000CE
-:04042B0000000000CD
-:04042C0000000000CC
-:04042D0000000000CB
-:04042E0000000000CA
-:04042F0000000000C9
-:0404300000000000C8
-:0404310000000000C7
-:0404320000000000C6
-:0404330000000000C5
-:0404340000000000C4
-:0404350000000000C3
-:0404360000000000C2
-:0404370000000000C1
-:0404380000000000C0
-:0404390000000000BF
-:04043A0000000000BE
-:04043B0000000000BD
-:04043C0000000000BC
-:04043D0000000000BB
-:04043E0000000000BA
-:04043F0000000000B9
-:0404400000000000B8
-:0404410000000000B7
-:0404420000000000B6
-:0404430000000000B5
-:0404440000000000B4
-:0404450000000000B3
-:0404460000000000B2
-:0404470000000000B1
-:0404480000000000B0
-:0404490000000000AF
-:04044A0000000000AE
-:04044B0000000000AD
-:04044C0000000000AC
-:04044D0000000000AB
-:04044E0000000000AA
-:04044F0000000000A9
-:0404500000000000A8
-:0404510000000000A7
-:0404520000000000A6
-:0404530000000000A5
-:0404540000000000A4
-:0404550000000000A3
-:0404560000000000A2
-:0404570000000000A1
-:0404580000000000A0
-:04045900000000009F
-:04045A00000000009E
-:04045B00000000009D
-:04045C00000000009C
-:04045D00000000009B
-:04045E00000000009A
-:04045F000000000099
-:040460000000000098
-:040461000000000097
-:040462000000000096
-:040463000000000095
-:040464000000000094
-:040465000000000093
-:040466000000000092
-:040467000000000091
-:040468000000000090
-:04046900000000008F
-:04046A00000000008E
-:04046B00000000008D
-:04046C00000000008C
-:04046D00000000008B
-:04046E00000000008A
-:04046F000000000089
-:040470000000000088
-:040471000000000087
-:040472000000000086
-:040473000000000085
-:040474000000000084
-:040475000000000083
-:040476000000000082
-:040477000000000081
-:040478000000000080
-:04047900000000007F
-:04047A00000000007E
-:04047B00000000007D
-:04047C00000000007C
-:04047D00000000007B
-:04047E00000000007A
-:04047F000000000079
-:040480000000000078
-:040481000000000077
-:040482000000000076
-:040483000000000075
-:040484000000000074
-:040485000000000073
-:040486000000000072
-:040487000000000071
-:040488000000000070
-:04048900000000006F
-:04048A00000000006E
-:04048B00000000006D
-:04048C00000000006C
-:04048D00000000006B
-:04048E00000000006A
-:04048F000000000069
-:040490000000000068
-:040491000000000067
-:040492000000000066
-:040493000000000065
-:040494000000000064
-:040495000000000063
-:040496000000000062
-:040497000000000061
-:040498000000000060
-:04049900000000005F
-:04049A00000000005E
-:04049B00000000005D
-:04049C00000000005C
-:04049D00000000005B
-:04049E00000000005A
-:04049F000000000059
-:0404A0000000000058
-:0404A1000000000057
-:0404A2000000000056
-:0404A3000000000055
-:0404A4000000000054
-:0404A5000000000053
-:0404A6000000000052
-:0404A7000000000051
-:0404A8000000000050
-:0404A900000000004F
-:0404AA00000000004E
-:0404AB00000000004D
-:0404AC00000000004C
-:0404AD00000000004B
-:0404AE00000000004A
-:0404AF000000000049
-:0404B0000000000048
-:0404B1000000000047
-:0404B2000000000046
-:0404B3000000000045
-:0404B4000000000044
-:0404B5000000000043
-:0404B6000000000042
-:0404B7000000000041
-:0404B8000000000040
-:0404B900000000003F
-:0404BA00000000003E
-:0404BB00000000003D
-:0404BC00000000003C
-:0404BD00000000003B
-:0404BE00000000003A
-:0404BF000000000039
-:0404C0000000000038
-:0404C1000000000037
-:0404C2000000000036
-:0404C3000000000035
-:0404C4000000000034
-:0404C5000000000033
-:0404C6000000000032
-:0404C7000000000031
-:0404C8000000000030
-:0404C900000000002F
-:0404CA00000000002E
-:0404CB00000000002D
-:0404CC00000000002C
-:0404CD00000000002B
-:0404CE00000000002A
-:0404CF000000000029
-:0404D0000000000028
-:0404D1000000000027
-:0404D2000000000026
-:0404D3000000000025
-:0404D4000000000024
-:0404D5000000000023
-:0404D6000000000022
-:0404D7000000000021
-:0404D8000000000020
-:0404D900000000001F
-:0404DA00000000001E
-:0404DB00000000001D
-:0404DC00000000001C
-:0404DD00000000001B
-:0404DE00000000001A
-:0404DF000000000019
-:0404E0000000000018
-:0404E1000000000017
-:0404E2000000000016
-:0404E3000000000015
-:0404E4000000000014
-:0404E5000000000013
-:0404E6000000000012
-:0404E7000000000011
-:0404E8000000000010
-:0404E900000000000F
-:0404EA00000000000E
-:0404EB00000000000D
-:0404EC00000000000C
-:0404ED00000000000B
-:0404EE00000000000A
-:0404EF000000000009
-:0404F0000000000008
-:0404F1000000000007
-:0404F2000000000006
-:0404F3000000000005
-:0404F4000000000004
-:0404F5000000000003
-:0404F6000000000002
-:0404F7000000000001
-:0404F8000000000000
-:0404F90000000000FF
-:0404FA0000000000FE
-:0404FB0000000000FD
-:0404FC0000000000FC
-:0404FD0000000000FB
-:0404FE0000000000FA
-:0404FF0000000000F9
-:0405000000000000F7
-:0405010000000000F6
-:0405020000000000F5
-:0405030000000000F4
-:0405040000000000F3
-:0405050000000000F2
-:0405060000000000F1
-:0405070000000000F0
-:0405080000000000EF
-:0405090000000000EE
-:04050A0000000000ED
-:04050B0000000000EC
-:04050C0000000000EB
-:04050D0000000000EA
-:04050E0000000000E9
-:04050F0000000000E8
-:0405100000000000E7
-:0405110000000000E6
-:0405120000000000E5
-:0405130000000000E4
-:0405140000000000E3
-:0405150000000000E2
-:0405160000000000E1
-:0405170000000000E0
-:0405180000000000DF
-:0405190000000000DE
-:04051A0000000000DD
-:04051B0000000000DC
-:04051C0000000000DB
-:04051D0000000000DA
-:04051E0000000000D9
-:04051F0000000000D8
-:0405200000000000D7
-:0405210000000000D6
-:0405220000000000D5
-:0405230000000000D4
-:0405240000000000D3
-:0405250000000000D2
-:0405260000000000D1
-:0405270000000000D0
-:0405280000000000CF
-:0405290000000000CE
-:04052A0000000000CD
-:04052B0000000000CC
-:04052C0000000000CB
-:04052D0000000000CA
-:04052E0000000000C9
-:04052F0000000000C8
-:0405300000000000C7
-:0405310000000000C6
-:0405320000000000C5
-:0405330000000000C4
-:0405340000000000C3
-:0405350000000000C2
-:0405360000000000C1
-:0405370000000000C0
-:0405380000000000BF
-:0405390000000000BE
-:04053A0000000000BD
-:04053B0000000000BC
-:04053C0000000000BB
-:04053D0000000000BA
-:04053E0000000000B9
-:04053F0000000000B8
-:0405400000000000B7
-:0405410000000000B6
-:0405420000000000B5
-:0405430000000000B4
-:0405440000000000B3
-:0405450000000000B2
-:0405460000000000B1
-:0405470000000000B0
-:0405480000000000AF
-:0405490000000000AE
-:04054A0000000000AD
-:04054B0000000000AC
-:04054C0000000000AB
-:04054D0000000000AA
-:04054E0000000000A9
-:04054F0000000000A8
-:0405500000000000A7
-:0405510000000000A6
-:0405520000000000A5
-:0405530000000000A4
-:0405540000000000A3
-:0405550000000000A2
-:0405560000000000A1
-:0405570000000000A0
-:04055800000000009F
-:04055900000000009E
-:04055A00000000009D
-:04055B00000000009C
-:04055C00000000009B
-:04055D00000000009A
-:04055E000000000099
-:04055F000000000098
-:040560000000000097
-:040561000000000096
-:040562000000000095
-:040563000000000094
-:040564000000000093
-:040565000000000092
-:040566000000000091
-:040567000000000090
-:04056800000000008F
-:04056900000000008E
-:04056A00000000008D
-:04056B00000000008C
-:04056C00000000008B
-:04056D00000000008A
-:04056E000000000089
-:04056F000000000088
-:040570000000000087
-:040571000000000086
-:040572000000000085
-:040573000000000084
-:040574000000000083
-:040575000000000082
-:040576000000000081
-:040577000000000080
-:04057800000000007F
-:04057900000000007E
-:04057A00000000007D
-:04057B00000000007C
-:04057C00000000007B
-:04057D00000000007A
-:04057E000000000079
-:04057F000000000078
-:040580000000000077
-:040581000000000076
-:040582000000000075
-:040583000000000074
-:040584000000000073
-:040585000000000072
-:040586000000000071
-:040587000000000070
-:04058800000000006F
-:04058900000000006E
-:04058A00000000006D
-:04058B00000000006C
-:04058C00000000006B
-:04058D00000000006A
-:04058E000000000069
-:04058F000000000068
-:040590000000000067
-:040591000000000066
-:040592000000000065
-:040593000000000064
-:040594000000000063
-:040595000000000062
-:040596000000000061
-:040597000000000060
-:04059800000000005F
-:04059900000000005E
-:04059A00000000005D
-:04059B00000000005C
-:04059C00000000005B
-:04059D00000000005A
-:04059E000000000059
-:04059F000000000058
-:0405A0000000000057
-:0405A1000000000056
-:0405A2000000000055
-:0405A3000000000054
-:0405A4000000000053
-:0405A5000000000052
-:0405A6000000000051
-:0405A7000000000050
-:0405A800000000004F
-:0405A900000000004E
-:0405AA00000000004D
-:0405AB00000000004C
-:0405AC00000000004B
-:0405AD00000000004A
-:0405AE000000000049
-:0405AF000000000048
-:0405B0000000000047
-:0405B1000000000046
-:0405B2000000000045
-:0405B3000000000044
-:0405B4000000000043
-:0405B5000000000042
-:0405B6000000000041
-:0405B7000000000040
-:0405B800000000003F
-:0405B900000000003E
-:0405BA00000000003D
-:0405BB00000000003C
-:0405BC00000000003B
-:0405BD00000000003A
-:0405BE000000000039
-:0405BF000000000038
-:0405C0000000000037
-:0405C1000000000036
-:0405C2000000000035
-:0405C3000000000034
-:0405C4000000000033
-:0405C5000000000032
-:0405C6000000000031
-:0405C7000000000030
-:0405C800000000002F
-:0405C900000000002E
-:0405CA00000000002D
-:0405CB00000000002C
-:0405CC00000000002B
-:0405CD00000000002A
-:0405CE000000000029
-:0405CF000000000028
-:0405D0000000000027
-:0405D1000000000026
-:0405D2000000000025
-:0405D3000000000024
-:0405D4000000000023
-:0405D5000000000022
-:0405D6000000000021
-:0405D7000000000020
-:0405D800000000001F
-:0405D900000000001E
-:0405DA00000000001D
-:0405DB00000000001C
-:0405DC00000000001B
-:0405DD00000000001A
-:0405DE000000000019
-:0405DF000000000018
-:0405E0000000000017
-:0405E1000000000016
-:0405E2000000000015
-:0405E3000000000014
-:0405E4000000000013
-:0405E5000000000012
-:0405E6000000000011
-:0405E7000000000010
-:0405E800000000000F
-:0405E900000000000E
-:0405EA00000000000D
-:0405EB00000000000C
-:0405EC00000000000B
-:0405ED00000000000A
-:0405EE000000000009
-:0405EF000000000008
-:0405F0000000000007
-:0405F1000000000006
-:0405F2000000000005
-:0405F3000000000004
-:0405F4000000000003
-:0405F5000000000002
-:0405F6000000000001
-:0405F7000000000000
-:0405F80000000000FF
-:0405F90000000000FE
-:0405FA0000000000FD
-:0405FB0000000000FC
-:0405FC0000000000FB
-:0405FD0000000000FA
-:0405FE0000000000F9
-:0405FF0000000000F8
-:0406000000000000F6
-:0406010000000000F5
-:0406020000000000F4
-:0406030000000000F3
-:0406040000000000F2
-:0406050000000000F1
-:0406060000000000F0
-:0406070000000000EF
-:0406080000000000EE
-:0406090000000000ED
-:04060A0000000000EC
-:04060B0000000000EB
-:04060C0000000000EA
-:04060D0000000000E9
-:04060E0000000000E8
-:04060F0000000000E7
-:0406100000000000E6
-:0406110000000000E5
-:0406120000000000E4
-:0406130000000000E3
-:0406140000000000E2
-:0406150000000000E1
-:0406160000000000E0
-:0406170000000000DF
-:0406180000000000DE
-:0406190000000000DD
-:04061A0000000000DC
-:04061B0000000000DB
-:04061C0000000000DA
-:04061D0000000000D9
-:04061E0000000000D8
-:04061F0000000000D7
-:0406200000000000D6
-:0406210000000000D5
-:0406220000000000D4
-:0406230000000000D3
-:0406240000000000D2
-:0406250000000000D1
-:0406260000000000D0
-:0406270000000000CF
-:0406280000000000CE
-:0406290000000000CD
-:04062A0000000000CC
-:04062B0000000000CB
-:04062C0000000000CA
-:04062D0000000000C9
-:04062E0000000000C8
-:04062F0000000000C7
-:0406300000000000C6
-:0406310000000000C5
-:0406320000000000C4
-:0406330000000000C3
-:0406340000000000C2
-:0406350000000000C1
-:0406360000000000C0
-:0406370000000000BF
-:0406380000000000BE
-:0406390000000000BD
-:04063A0000000000BC
-:04063B0000000000BB
-:04063C0000000000BA
-:04063D0000000000B9
-:04063E0000000000B8
-:04063F0000000000B7
-:0406400000000000B6
-:0406410000000000B5
-:0406420000000000B4
-:0406430000000000B3
-:0406440000000000B2
-:0406450000000000B1
-:0406460000000000B0
-:0406470000000000AF
-:0406480000000000AE
-:0406490000000000AD
-:04064A0000000000AC
-:04064B0000000000AB
-:04064C0000000000AA
-:04064D0000000000A9
-:04064E0000000000A8
-:04064F0000000000A7
-:0406500000000000A6
-:0406510000000000A5
-:0406520000000000A4
-:0406530000000000A3
-:0406540000000000A2
-:0406550000000000A1
-:0406560000000000A0
-:04065700000000009F
-:04065800000000009E
-:04065900000000009D
-:04065A00000000009C
-:04065B00000000009B
-:04065C00000000009A
-:04065D000000000099
-:04065E000000000098
-:04065F000000000097
-:040660000000000096
-:040661000000000095
-:040662000000000094
-:040663000000000093
-:040664000000000092
-:040665000000000091
-:040666000000000090
-:04066700000000008F
-:04066800000000008E
-:04066900000000008D
-:04066A00000000008C
-:04066B00000000008B
-:04066C00000000008A
-:04066D000000000089
-:04066E000000000088
-:04066F000000000087
-:040670000000000086
-:040671000000000085
-:040672000000000084
-:040673000000000083
-:040674000000000082
-:040675000000000081
-:040676000000000080
-:04067700000000007F
-:04067800000000007E
-:04067900000000007D
-:04067A00000000007C
-:04067B00000000007B
-:04067C00000000007A
-:04067D000000000079
-:04067E000000000078
-:04067F000000000077
-:040680000000000076
-:040681000000000075
-:040682000000000074
-:040683000000000073
-:040684000000000072
-:040685000000000071
-:040686000000000070
-:04068700000000006F
-:04068800000000006E
-:04068900000000006D
-:04068A00000000006C
-:04068B00000000006B
-:04068C00000000006A
-:04068D000000000069
-:04068E000000000068
-:04068F000000000067
-:040690000000000066
-:040691000000000065
-:040692000000000064
-:040693000000000063
-:040694000000000062
-:040695000000000061
-:040696000000000060
-:04069700000000005F
-:04069800000000005E
-:04069900000000005D
-:04069A00000000005C
-:04069B00000000005B
-:04069C00000000005A
-:04069D000000000059
-:04069E000000000058
-:04069F000000000057
-:0406A0000000000056
-:0406A1000000000055
-:0406A2000000000054
-:0406A3000000000053
-:0406A4000000000052
-:0406A5000000000051
-:0406A6000000000050
-:0406A700000000004F
-:0406A800000000004E
-:0406A900000000004D
-:0406AA00000000004C
-:0406AB00000000004B
-:0406AC00000000004A
-:0406AD000000000049
-:0406AE000000000048
-:0406AF000000000047
-:0406B0000000000046
-:0406B1000000000045
-:0406B2000000000044
-:0406B3000000000043
-:0406B4000000000042
-:0406B5000000000041
-:0406B6000000000040
-:0406B700000000003F
-:0406B800000000003E
-:0406B900000000003D
-:0406BA00000000003C
-:0406BB00000000003B
-:0406BC00000000003A
-:0406BD000000000039
-:0406BE000000000038
-:0406BF000000000037
-:0406C0000000000036
-:0406C1000000000035
-:0406C2000000000034
-:0406C3000000000033
-:0406C4000000000032
-:0406C5000000000031
-:0406C6000000000030
-:0406C700000000002F
-:0406C800000000002E
-:0406C900000000002D
-:0406CA00000000002C
-:0406CB00000000002B
-:0406CC00000000002A
-:0406CD000000000029
-:0406CE000000000028
-:0406CF000000000027
-:0406D0000000000026
-:0406D1000000000025
-:0406D2000000000024
-:0406D3000000000023
-:0406D4000000000022
-:0406D5000000000021
-:0406D6000000000020
-:0406D700000000001F
-:0406D800000000001E
-:0406D900000000001D
-:0406DA00000000001C
-:0406DB00000000001B
-:0406DC00000000001A
-:0406DD000000000019
-:0406DE000000000018
-:0406DF000000000017
-:0406E0000000000016
-:0406E1000000000015
-:0406E2000000000014
-:0406E3000000000013
-:0406E4000000000012
-:0406E5000000000011
-:0406E6000000000010
-:0406E700000000000F
-:0406E800000000000E
-:0406E900000000000D
-:0406EA00000000000C
-:0406EB00000000000B
-:0406EC00000000000A
-:0406ED000000000009
-:0406EE000000000008
-:0406EF000000000007
-:0406F0000000000006
-:0406F1000000000005
-:0406F2000000000004
-:0406F3000000000003
-:0406F4000000000002
-:0406F5000000000001
-:0406F6000000000000
-:0406F70000000000FF
-:0406F80000000000FE
-:0406F90000000000FD
-:0406FA0000000000FC
-:0406FB0000000000FB
-:0406FC0000000000FA
-:0406FD0000000000F9
-:0406FE0000000000F8
-:0406FF0000000000F7
-:0407000000000000F5
-:0407010000000000F4
-:0407020000000000F3
-:0407030000000000F2
-:0407040000000000F1
-:0407050000000000F0
-:0407060000000000EF
-:0407070000000000EE
-:0407080000000000ED
-:0407090000000000EC
-:04070A0000000000EB
-:04070B0000000000EA
-:04070C0000000000E9
-:04070D0000000000E8
-:04070E0000000000E7
-:04070F0000000000E6
-:0407100000000000E5
-:0407110000000000E4
-:0407120000000000E3
-:0407130000000000E2
-:0407140000000000E1
-:0407150000000000E0
-:0407160000000000DF
-:0407170000000000DE
-:0407180000000000DD
-:0407190000000000DC
-:04071A0000000000DB
-:04071B0000000000DA
-:04071C0000000000D9
-:04071D0000000000D8
-:04071E0000000000D7
-:04071F0000000000D6
-:0407200000000000D5
-:0407210000000000D4
-:0407220000000000D3
-:0407230000000000D2
-:0407240000000000D1
-:0407250000000000D0
-:0407260000000000CF
-:0407270000000000CE
-:0407280000000000CD
-:0407290000000000CC
-:04072A0000000000CB
-:04072B0000000000CA
-:04072C0000000000C9
-:04072D0000000000C8
-:04072E0000000000C7
-:04072F0000000000C6
-:0407300000000000C5
-:0407310000000000C4
-:0407320000000000C3
-:0407330000000000C2
-:0407340000000000C1
-:0407350000000000C0
-:0407360000000000BF
-:0407370000000000BE
-:0407380000000000BD
-:0407390000000000BC
-:04073A0000000000BB
-:04073B0000000000BA
-:04073C0000000000B9
-:04073D0000000000B8
-:04073E0000000000B7
-:04073F0000000000B6
-:0407400000000000B5
-:0407410000000000B4
-:0407420000000000B3
-:0407430000000000B2
-:0407440000000000B1
-:0407450000000000B0
-:0407460000000000AF
-:0407470000000000AE
-:0407480000000000AD
-:0407490000000000AC
-:04074A0000000000AB
-:04074B0000000000AA
-:04074C0000000000A9
-:04074D0000000000A8
-:04074E0000000000A7
-:04074F0000000000A6
-:0407500000000000A5
-:0407510000000000A4
-:0407520000000000A3
-:0407530000000000A2
-:0407540000000000A1
-:0407550000000000A0
-:04075600000000009F
-:04075700000000009E
-:04075800000000009D
-:04075900000000009C
-:04075A00000000009B
-:04075B00000000009A
-:04075C000000000099
-:04075D000000000098
-:04075E000000000097
-:04075F000000000096
-:040760000000000095
-:040761000000000094
-:040762000000000093
-:040763000000000092
-:040764000000000091
-:040765000000000090
-:04076600000000008F
-:04076700000000008E
-:04076800000000008D
-:04076900000000008C
-:04076A00000000008B
-:04076B00000000008A
-:04076C000000000089
-:04076D000000000088
-:04076E000000000087
-:04076F000000000086
-:040770000000000085
-:040771000000000084
-:040772000000000083
-:040773000000000082
-:040774000000000081
-:040775000000000080
-:04077600000000007F
-:04077700000000007E
-:04077800000000007D
-:04077900000000007C
-:04077A00000000007B
-:04077B00000000007A
-:04077C000000000079
-:04077D000000000078
-:04077E000000000077
-:04077F000000000076
-:040780000000000075
-:040781000000000074
-:040782000000000073
-:040783000000000072
-:040784000000000071
-:040785000000000070
-:04078600000000006F
-:04078700000000006E
-:04078800000000006D
-:04078900000000006C
-:04078A00000000006B
-:04078B00000000006A
-:04078C000000000069
-:04078D000000000068
-:04078E000000000067
-:04078F000000000066
-:040790000000000065
-:040791000000000064
-:040792000000000063
-:040793000000000062
-:040794000000000061
-:040795000000000060
-:04079600000000005F
-:04079700000000005E
-:04079800000000005D
-:04079900000000005C
-:04079A00000000005B
-:04079B00000000005A
-:04079C000000000059
-:04079D000000000058
-:04079E000000000057
-:04079F000000000056
-:0407A0000000000055
-:0407A1000000000054
-:0407A2000000000053
-:0407A3000000000052
-:0407A4000000000051
-:0407A5000000000050
-:0407A600000000004F
-:0407A700000000004E
-:0407A800000000004D
-:0407A900000000004C
-:0407AA00000000004B
-:0407AB00000000004A
-:0407AC000000000049
-:0407AD000000000048
-:0407AE000000000047
-:0407AF000000000046
-:0407B0000000000045
-:0407B1000000000044
-:0407B2000000000043
-:0407B3000000000042
-:0407B4000000000041
-:0407B5000000000040
-:0407B600000000003F
-:0407B700000000003E
-:0407B800000000003D
-:0407B900000000003C
-:0407BA00000000003B
-:0407BB00000000003A
-:0407BC000000000039
-:0407BD000000000038
-:0407BE000000000037
-:0407BF000000000036
-:0407C0000000000035
-:0407C1000000000034
-:0407C2000000000033
-:0407C3000000000032
-:0407C4000000000031
-:0407C5000000000030
-:0407C600000000002F
-:0407C700000000002E
-:0407C800000000002D
-:0407C900000000002C
-:0407CA00000000002B
-:0407CB00000000002A
-:0407CC000000000029
-:0407CD000000000028
-:0407CE000000000027
-:0407CF000000000026
-:0407D0000000000025
-:0407D1000000000024
-:0407D2000000000023
-:0407D3000000000022
-:0407D4000000000021
-:0407D5000000000020
-:0407D600000000001F
-:0407D700000000001E
-:0407D800000000001D
-:0407D900000000001C
-:0407DA00000000001B
-:0407DB00000000001A
-:0407DC000000000019
-:0407DD000000000018
-:0407DE000000000017
-:0407DF000000000016
-:0407E0000000000015
-:0407E1000000000014
-:0407E2000000000013
-:0407E3000000000012
-:0407E4000000000011
-:0407E5000000000010
-:0407E600000000000F
-:0407E700000000000E
-:0407E800000000000D
-:0407E900000000000C
-:0407EA00000000000B
-:0407EB00000000000A
-:0407EC000000000009
-:0407ED000000000008
-:0407EE000000000007
-:0407EF000000000006
-:0407F0000000000005
-:0407F1000000000004
-:0407F2000000000003
-:0407F3000000000002
-:0407F4000000000001
-:0407F5000000000000
-:0407F60000000000FF
-:0407F70000000000FE
-:0407F80000000000FD
-:0407F90000000000FC
-:0407FA0000000000FB
-:0407FB0000000000FA
-:0407FC0000000000F9
-:0407FD0000000000F8
-:0407FE0000000000F7
-:0407FF0000000000F6
-:0408000000000000F4
-:0408010000000000F3
-:0408020000000000F2
-:0408030000000000F1
-:0408040000000000F0
-:0408050000000000EF
-:0408060000000000EE
-:0408070000000000ED
-:0408080000000000EC
-:0408090000000000EB
-:04080A0000000000EA
-:04080B0000000000E9
-:04080C0000000000E8
-:04080D0000000000E7
-:04080E0000000000E6
-:04080F0000000000E5
-:0408100000000000E4
-:0408110000000000E3
-:0408120000000000E2
-:0408130000000000E1
-:0408140000000000E0
-:0408150000000000DF
-:0408160000000000DE
-:0408170000000000DD
-:0408180000000000DC
-:0408190000000000DB
-:04081A0000000000DA
-:04081B0000000000D9
-:04081C0000000000D8
-:04081D0000000000D7
-:04081E0000000000D6
-:04081F0000000000D5
-:0408200000000000D4
-:0408210000000000D3
-:0408220000000000D2
-:0408230000000000D1
-:0408240000000000D0
-:0408250000000000CF
-:0408260000000000CE
-:0408270000000000CD
-:0408280000000000CC
-:0408290000000000CB
-:04082A0000000000CA
-:04082B0000000000C9
-:04082C0000000000C8
-:04082D0000000000C7
-:04082E0000000000C6
-:04082F0000000000C5
-:0408300000000000C4
-:0408310000000000C3
-:0408320000000000C2
-:0408330000000000C1
-:0408340000000000C0
-:0408350000000000BF
-:0408360000000000BE
-:0408370000000000BD
-:0408380000000000BC
-:0408390000000000BB
-:04083A0000000000BA
-:04083B0000000000B9
-:04083C0000000000B8
-:04083D0000000000B7
-:04083E0000000000B6
-:04083F0000000000B5
-:0408400000000000B4
-:0408410000000000B3
-:0408420000000000B2
-:0408430000000000B1
-:0408440000000000B0
-:0408450000000000AF
-:0408460000000000AE
-:0408470000000000AD
-:0408480000000000AC
-:0408490000000000AB
-:04084A0000000000AA
-:04084B0000000000A9
-:04084C0000000000A8
-:04084D0000000000A7
-:04084E0000000000A6
-:04084F0000000000A5
-:0408500000000000A4
-:0408510000000000A3
-:0408520000000000A2
-:0408530000000000A1
-:0408540000000000A0
-:04085500000000009F
-:04085600000000009E
-:04085700000000009D
-:04085800000000009C
-:04085900000000009B
-:04085A00000000009A
-:04085B000000000099
-:04085C000000000098
-:04085D000000000097
-:04085E000000000096
-:04085F000000000095
-:040860000000000094
-:040861000000000093
-:040862000000000092
-:040863000000000091
-:040864000000000090
-:04086500000000008F
-:04086600000000008E
-:04086700000000008D
-:04086800000000008C
-:04086900000000008B
-:04086A00000000008A
-:04086B000000000089
-:04086C000000000088
-:04086D000000000087
-:04086E000000000086
-:04086F000000000085
-:040870000000000084
-:040871000000000083
-:040872000000000082
-:040873000000000081
-:040874000000000080
-:04087500000000007F
-:04087600000000007E
-:04087700000000007D
-:04087800000000007C
-:04087900000000007B
-:04087A00000000007A
-:04087B000000000079
-:04087C000000000078
-:04087D000000000077
-:04087E000000000076
-:04087F000000000075
-:040880000000000074
-:040881000000000073
-:040882000000000072
-:040883000000000071
-:040884000000000070
-:04088500000000006F
-:04088600000000006E
-:04088700000000006D
-:04088800000000006C
-:04088900000000006B
-:04088A00000000006A
-:04088B000000000069
-:04088C000000000068
-:04088D000000000067
-:04088E000000000066
-:04088F000000000065
-:040890000000000064
-:040891000000000063
-:040892000000000062
-:040893000000000061
-:040894000000000060
-:04089500000000005F
-:04089600000000005E
-:04089700000000005D
-:04089800000000005C
-:04089900000000005B
-:04089A00000000005A
-:04089B000000000059
-:04089C000000000058
-:04089D000000000057
-:04089E000000000056
-:04089F000000000055
-:0408A0000000000054
-:0408A1000000000053
-:0408A2000000000052
-:0408A3000000000051
-:0408A4000000000050
-:0408A500000000004F
-:0408A600000000004E
-:0408A700000000004D
-:0408A800000000004C
-:0408A900000000004B
-:0408AA00000000004A
-:0408AB000000000049
-:0408AC000000000048
-:0408AD000000000047
-:0408AE000000000046
-:0408AF000000000045
-:0408B0000000000044
-:0408B1000000000043
-:0408B2000000000042
-:0408B3000000000041
-:0408B4000000000040
-:0408B500000000003F
-:0408B600000000003E
-:0408B700000000003D
-:0408B800000000003C
-:0408B900000000003B
-:0408BA00000000003A
-:0408BB000000000039
-:0408BC000000000038
-:0408BD000000000037
-:0408BE000000000036
-:0408BF000000000035
-:0408C0000000000034
-:0408C1000000000033
-:0408C2000000000032
-:0408C3000000000031
-:0408C4000000000030
-:0408C500000000002F
-:0408C600000000002E
-:0408C700000000002D
-:0408C800000000002C
-:0408C900000000002B
-:0408CA00000000002A
-:0408CB000000000029
-:0408CC000000000028
-:0408CD000000000027
-:0408CE000000000026
-:0408CF000000000025
-:0408D0000000000024
-:0408D1000000000023
-:0408D2000000000022
-:0408D3000000000021
-:0408D4000000000020
-:0408D500000000001F
-:0408D600000000001E
-:0408D700000000001D
-:0408D800000000001C
-:0408D900000000001B
-:0408DA00000000001A
-:0408DB000000000019
-:0408DC000000000018
-:0408DD000000000017
-:0408DE000000000016
-:0408DF000000000015
-:0408E0000000000014
-:0408E1000000000013
-:0408E2000000000012
-:0408E3000000000011
-:0408E4000000000010
-:0408E500000000000F
-:0408E600000000000E
-:0408E700000000000D
-:0408E800000000000C
-:0408E900000000000B
-:0408EA00000000000A
-:0408EB000000000009
-:0408EC000000000008
-:0408ED000000000007
-:0408EE000000000006
-:0408EF000000000005
-:0408F0000000000004
-:0408F1000000000003
-:0408F2000000000002
-:0408F3000000000001
-:0408F4000000000000
-:0408F50000000000FF
-:0408F60000000000FE
-:0408F70000000000FD
-:0408F80000000000FC
-:0408F90000000000FB
-:0408FA0000000000FA
-:0408FB0000000000F9
-:0408FC0000000000F8
-:0408FD0000000000F7
-:0408FE0000000000F6
-:0408FF0000000000F5
-:0409000000000000F3
-:0409010000000000F2
-:0409020000000000F1
-:0409030000000000F0
-:0409040000000000EF
-:0409050000000000EE
-:0409060000000000ED
-:0409070000000000EC
-:0409080000000000EB
-:0409090000000000EA
-:04090A0000000000E9
-:04090B0000000000E8
-:04090C0000000000E7
-:04090D0000000000E6
-:04090E0000000000E5
-:04090F0000000000E4
-:0409100000000000E3
-:0409110000000000E2
-:0409120000000000E1
-:0409130000000000E0
-:0409140000000000DF
-:0409150000000000DE
-:0409160000000000DD
-:0409170000000000DC
-:0409180000000000DB
-:0409190000000000DA
-:04091A0000000000D9
-:04091B0000000000D8
-:04091C0000000000D7
-:04091D0000000000D6
-:04091E0000000000D5
-:04091F0000000000D4
-:0409200000000000D3
-:0409210000000000D2
-:0409220000000000D1
-:0409230000000000D0
-:0409240000000000CF
-:0409250000000000CE
-:0409260000000000CD
-:0409270000000000CC
-:0409280000000000CB
-:0409290000000000CA
-:04092A0000000000C9
-:04092B0000000000C8
-:04092C0000000000C7
-:04092D0000000000C6
-:04092E0000000000C5
-:04092F0000000000C4
-:0409300000000000C3
-:0409310000000000C2
-:0409320000000000C1
-:0409330000000000C0
-:0409340000000000BF
-:0409350000000000BE
-:0409360000000000BD
-:0409370000000000BC
-:0409380000000000BB
-:0409390000000000BA
-:04093A0000000000B9
-:04093B0000000000B8
-:04093C0000000000B7
-:04093D0000000000B6
-:04093E0000000000B5
-:04093F0000000000B4
-:0409400000000000B3
-:0409410000000000B2
-:0409420000000000B1
-:0409430000000000B0
-:0409440000000000AF
-:0409450000000000AE
-:0409460000000000AD
-:0409470000000000AC
-:0409480000000000AB
-:0409490000000000AA
-:04094A0000000000A9
-:04094B0000000000A8
-:04094C0000000000A7
-:04094D0000000000A6
-:04094E0000000000A5
-:04094F0000000000A4
-:0409500000000000A3
-:0409510000000000A2
-:0409520000000000A1
-:0409530000000000A0
-:04095400000000009F
-:04095500000000009E
-:04095600000000009D
-:04095700000000009C
-:04095800000000009B
-:04095900000000009A
-:04095A000000000099
-:04095B000000000098
-:04095C000000000097
-:04095D000000000096
-:04095E000000000095
-:04095F000000000094
-:040960000000000093
-:040961000000000092
-:040962000000000091
-:040963000000000090
-:04096400000000008F
-:04096500000000008E
-:04096600000000008D
-:04096700000000008C
-:04096800000000008B
-:04096900000000008A
-:04096A000000000089
-:04096B000000000088
-:04096C000000000087
-:04096D000000000086
-:04096E000000000085
-:04096F000000000084
-:040970000000000083
-:040971000000000082
-:040972000000000081
-:040973000000000080
-:04097400000000007F
-:04097500000000007E
-:04097600000000007D
-:04097700000000007C
-:04097800000000007B
-:04097900000000007A
-:04097A000000000079
-:04097B000000000078
-:04097C000000000077
-:04097D000000000076
-:04097E000000000075
-:04097F000000000074
-:040980000000000073
-:040981000000000072
-:040982000000000071
-:040983000000000070
-:04098400000000006F
-:04098500000000006E
-:04098600000000006D
-:04098700000000006C
-:04098800000000006B
-:04098900000000006A
-:04098A000000000069
-:04098B000000000068
-:04098C000000000067
-:04098D000000000066
-:04098E000000000065
-:04098F000000000064
-:040990000000000063
-:040991000000000062
-:040992000000000061
-:040993000000000060
-:04099400000000005F
-:04099500000000005E
-:04099600000000005D
-:04099700000000005C
-:04099800000000005B
-:04099900000000005A
-:04099A000000000059
-:04099B000000000058
-:04099C000000000057
-:04099D000000000056
-:04099E000000000055
-:04099F000000000054
-:0409A0000000000053
-:0409A1000000000052
-:0409A2000000000051
-:0409A3000000000050
-:0409A400000000004F
-:0409A500000000004E
-:0409A600000000004D
-:0409A700000000004C
-:0409A800000000004B
-:0409A900000000004A
-:0409AA000000000049
-:0409AB000000000048
-:0409AC000000000047
-:0409AD000000000046
-:0409AE000000000045
-:0409AF000000000044
-:0409B0000000000043
-:0409B1000000000042
-:0409B2000000000041
-:0409B3000000000040
-:0409B400000000003F
-:0409B500000000003E
-:0409B600000000003D
-:0409B700000000003C
-:0409B800000000003B
-:0409B900000000003A
-:0409BA000000000039
-:0409BB000000000038
-:0409BC000000000037
-:0409BD000000000036
-:0409BE000000000035
-:0409BF000000000034
-:0409C0000000000033
-:0409C1000000000032
-:0409C2000000000031
-:0409C3000000000030
-:0409C400000000002F
-:0409C500000000002E
-:0409C600000000002D
-:0409C700000000002C
-:0409C800000000002B
-:0409C900000000002A
-:0409CA000000000029
-:0409CB000000000028
-:0409CC000000000027
-:0409CD000000000026
-:0409CE000000000025
-:0409CF000000000024
-:0409D0000000000023
-:0409D1000000000022
-:0409D2000000000021
-:0409D3000000000020
-:0409D400000000001F
-:0409D500000000001E
-:0409D600000000001D
-:0409D700000000001C
-:0409D800000000001B
-:0409D900000000001A
-:0409DA000000000019
-:0409DB000000000018
-:0409DC000000000017
-:0409DD000000000016
-:0409DE000000000015
-:0409DF000000000014
-:0409E0000000000013
-:0409E1000000000012
-:0409E2000000000011
-:0409E3000000000010
-:0409E400000000000F
-:0409E500000000000E
-:0409E600000000000D
-:0409E700000000000C
-:0409E800000000000B
-:0409E900000000000A
-:0409EA000000000009
-:0409EB000000000008
-:0409EC000000000007
-:0409ED000000000006
-:0409EE000000000005
-:0409EF000000000004
-:0409F0000000000003
-:0409F1000000000002
-:0409F2000000000001
-:0409F3000000000000
-:0409F40000000000FF
-:0409F50000000000FE
-:0409F60000000000FD
-:0409F70000000000FC
-:0409F80000000000FB
-:0409F90000000000FA
-:0409FA0000000000F9
-:0409FB0000000000F8
-:0409FC0000000000F7
-:0409FD0000000000F6
-:0409FE0000000000F5
-:0409FF0000000000F4
-:040A000000000000F2
-:040A010000000000F1
-:040A020000000000F0
-:040A030000000000EF
-:040A040000000000EE
-:040A050000000000ED
-:040A060000000000EC
-:040A070000000000EB
-:040A080000000000EA
-:040A090000000000E9
-:040A0A0000000000E8
-:040A0B0000000000E7
-:040A0C0000000000E6
-:040A0D0000000000E5
-:040A0E0000000000E4
-:040A0F0000000000E3
-:040A100000000000E2
-:040A110000000000E1
-:040A120000000000E0
-:040A130000000000DF
-:040A140000000000DE
-:040A150000000000DD
-:040A160000000000DC
-:040A170000000000DB
-:040A180000000000DA
-:040A190000000000D9
-:040A1A0000000000D8
-:040A1B0000000000D7
-:040A1C0000000000D6
-:040A1D0000000000D5
-:040A1E0000000000D4
-:040A1F0000000000D3
-:040A200000000000D2
-:040A210000000000D1
-:040A220000000000D0
-:040A230000000000CF
-:040A240000000000CE
-:040A250000000000CD
-:040A260000000000CC
-:040A270000000000CB
-:040A280000000000CA
-:040A290000000000C9
-:040A2A0000000000C8
-:040A2B0000000000C7
-:040A2C0000000000C6
-:040A2D0000000000C5
-:040A2E0000000000C4
-:040A2F0000000000C3
-:040A300000000000C2
-:040A310000000000C1
-:040A320000000000C0
-:040A330000000000BF
-:040A340000000000BE
-:040A350000000000BD
-:040A360000000000BC
-:040A370000000000BB
-:040A380000000000BA
-:040A390000000000B9
-:040A3A0000000000B8
-:040A3B0000000000B7
-:040A3C0000000000B6
-:040A3D0000000000B5
-:040A3E0000000000B4
-:040A3F0000000000B3
-:040A400000000000B2
-:040A410000000000B1
-:040A420000000000B0
-:040A430000000000AF
-:040A440000000000AE
-:040A450000000000AD
-:040A460000000000AC
-:040A470000000000AB
-:040A480000000000AA
-:040A490000000000A9
-:040A4A0000000000A8
-:040A4B0000000000A7
-:040A4C0000000000A6
-:040A4D0000000000A5
-:040A4E0000000000A4
-:040A4F0000000000A3
-:040A500000000000A2
-:040A510000000000A1
-:040A520000000000A0
-:040A5300000000009F
-:040A5400000000009E
-:040A5500000000009D
-:040A5600000000009C
-:040A5700000000009B
-:040A5800000000009A
-:040A59000000000099
-:040A5A000000000098
-:040A5B000000000097
-:040A5C000000000096
-:040A5D000000000095
-:040A5E000000000094
-:040A5F000000000093
-:040A60000000000092
-:040A61000000000091
-:040A62000000000090
-:040A6300000000008F
-:040A6400000000008E
-:040A6500000000008D
-:040A6600000000008C
-:040A6700000000008B
-:040A6800000000008A
-:040A69000000000089
-:040A6A000000000088
-:040A6B000000000087
-:040A6C000000000086
-:040A6D000000000085
-:040A6E000000000084
-:040A6F000000000083
-:040A70000000000082
-:040A71000000000081
-:040A72000000000080
-:040A7300000000007F
-:040A7400000000007E
-:040A7500000000007D
-:040A7600000000007C
-:040A7700000000007B
-:040A7800000000007A
-:040A79000000000079
-:040A7A000000000078
-:040A7B000000000077
-:040A7C000000000076
-:040A7D000000000075
-:040A7E000000000074
-:040A7F000000000073
-:040A80000000000072
-:040A81000000000071
-:040A82000000000070
-:040A8300000000006F
-:040A8400000000006E
-:040A8500000000006D
-:040A8600000000006C
-:040A8700000000006B
-:040A8800000000006A
-:040A89000000000069
-:040A8A000000000068
-:040A8B000000000067
-:040A8C000000000066
-:040A8D000000000065
-:040A8E000000000064
-:040A8F000000000063
-:040A90000000000062
-:040A91000000000061
-:040A92000000000060
-:040A9300000000005F
-:040A9400000000005E
-:040A9500000000005D
-:040A9600000000005C
-:040A9700000000005B
-:040A9800000000005A
-:040A99000000000059
-:040A9A000000000058
-:040A9B000000000057
-:040A9C000000000056
-:040A9D000000000055
-:040A9E000000000054
-:040A9F000000000053
-:040AA0000000000052
-:040AA1000000000051
-:040AA2000000000050
-:040AA300000000004F
-:040AA400000000004E
-:040AA500000000004D
-:040AA600000000004C
-:040AA700000000004B
-:040AA800000000004A
-:040AA9000000000049
-:040AAA000000000048
-:040AAB000000000047
-:040AAC000000000046
-:040AAD000000000045
-:040AAE000000000044
-:040AAF000000000043
-:040AB0000000000042
-:040AB1000000000041
-:040AB2000000000040
-:040AB300000000003F
-:040AB400000000003E
-:040AB500000000003D
-:040AB600000000003C
-:040AB700000000003B
-:040AB800000000003A
-:040AB9000000000039
-:040ABA000000000038
-:040ABB000000000037
-:040ABC000000000036
-:040ABD000000000035
-:040ABE000000000034
-:040ABF000000000033
-:040AC0000000000032
-:040AC1000000000031
-:040AC2000000000030
-:040AC300000000002F
-:040AC400000000002E
-:040AC500000000002D
-:040AC600000000002C
-:040AC700000000002B
-:040AC800000000002A
-:040AC9000000000029
-:040ACA000000000028
-:040ACB000000000027
-:040ACC000000000026
-:040ACD000000000025
-:040ACE000000000024
-:040ACF000000000023
-:040AD0000000000022
-:040AD1000000000021
-:040AD2000000000020
-:040AD300000000001F
-:040AD400000000001E
-:040AD500000000001D
-:040AD600000000001C
-:040AD700000000001B
-:040AD800000000001A
-:040AD9000000000019
-:040ADA000000000018
-:040ADB000000000017
-:040ADC000000000016
-:040ADD000000000015
-:040ADE000000000014
-:040ADF000000000013
-:040AE0000000000012
-:040AE1000000000011
-:040AE2000000000010
-:040AE300000000000F
-:040AE400000000000E
-:040AE500000000000D
-:040AE600000000000C
-:040AE700000000000B
-:040AE800000000000A
-:040AE9000000000009
-:040AEA000000000008
-:040AEB000000000007
-:040AEC000000000006
-:040AED000000000005
-:040AEE000000000004
-:040AEF000000000003
-:040AF0000000000002
-:040AF1000000000001
-:040AF2000000000000
-:040AF30000000000FF
-:040AF40000000000FE
-:040AF50000000000FD
-:040AF60000000000FC
-:040AF70000000000FB
-:040AF80000000000FA
-:040AF90000000000F9
-:040AFA0000000000F8
-:040AFB0000000000F7
-:040AFC0000000000F6
-:040AFD0000000000F5
-:040AFE0000000000F4
-:040AFF0000000000F3
-:040B000000000000F1
-:040B010000000000F0
-:040B020000000000EF
-:040B030000000000EE
-:040B040000000000ED
-:040B050000000000EC
-:040B060000000000EB
-:040B070000000000EA
-:040B080000000000E9
-:040B090000000000E8
-:040B0A0000000000E7
-:040B0B0000000000E6
-:040B0C0000000000E5
-:040B0D0000000000E4
-:040B0E0000000000E3
-:040B0F0000000000E2
-:040B100000000000E1
-:040B110000000000E0
-:040B120000000000DF
-:040B130000000000DE
-:040B140000000000DD
-:040B150000000000DC
-:040B160000000000DB
-:040B170000000000DA
-:040B180000000000D9
-:040B190000000000D8
-:040B1A0000000000D7
-:040B1B0000000000D6
-:040B1C0000000000D5
-:040B1D0000000000D4
-:040B1E0000000000D3
-:040B1F0000000000D2
-:040B200000000000D1
-:040B210000000000D0
-:040B220000000000CF
-:040B230000000000CE
-:040B240000000000CD
-:040B250000000000CC
-:040B260000000000CB
-:040B270000000000CA
-:040B280000000000C9
-:040B290000000000C8
-:040B2A0000000000C7
-:040B2B0000000000C6
-:040B2C0000000000C5
-:040B2D0000000000C4
-:040B2E0000000000C3
-:040B2F0000000000C2
-:040B300000000000C1
-:040B310000000000C0
-:040B320000000000BF
-:040B330000000000BE
-:040B340000000000BD
-:040B350000000000BC
-:040B360000000000BB
-:040B370000000000BA
-:040B380000000000B9
-:040B390000000000B8
-:040B3A0000000000B7
-:040B3B0000000000B6
-:040B3C0000000000B5
-:040B3D0000000000B4
-:040B3E0000000000B3
-:040B3F0000000000B2
-:040B400000000000B1
-:040B410000000000B0
-:040B420000000000AF
-:040B430000000000AE
-:040B440000000000AD
-:040B450000000000AC
-:040B460000000000AB
-:040B470000000000AA
-:040B480000000000A9
-:040B490000000000A8
-:040B4A0000000000A7
-:040B4B0000000000A6
-:040B4C0000000000A5
-:040B4D0000000000A4
-:040B4E0000000000A3
-:040B4F0000000000A2
-:040B500000000000A1
-:040B510000000000A0
-:040B5200000000009F
-:040B5300000000009E
-:040B5400000000009D
-:040B5500000000009C
-:040B5600000000009B
-:040B5700000000009A
-:040B58000000000099
-:040B59000000000098
-:040B5A000000000097
-:040B5B000000000096
-:040B5C000000000095
-:040B5D000000000094
-:040B5E000000000093
-:040B5F000000000092
-:040B60000000000091
-:040B61000000000090
-:040B6200000000008F
-:040B6300000000008E
-:040B6400000000008D
-:040B6500000000008C
-:040B6600000000008B
-:040B6700000000008A
-:040B68000000000089
-:040B69000000000088
-:040B6A000000000087
-:040B6B000000000086
-:040B6C000000000085
-:040B6D000000000084
-:040B6E000000000083
-:040B6F000000000082
-:040B70000000000081
-:040B71000000000080
-:040B7200000000007F
-:040B7300000000007E
-:040B7400000000007D
-:040B7500000000007C
-:040B7600000000007B
-:040B7700000000007A
-:040B78000000000079
-:040B79000000000078
-:040B7A000000000077
-:040B7B000000000076
-:040B7C000000000075
-:040B7D000000000074
-:040B7E000000000073
-:040B7F000000000072
-:040B80000000000071
-:040B81000000000070
-:040B8200000000006F
-:040B8300000000006E
-:040B8400000000006D
-:040B8500000000006C
-:040B8600000000006B
-:040B8700000000006A
-:040B88000000000069
-:040B89000000000068
-:040B8A000000000067
-:040B8B000000000066
-:040B8C000000000065
-:040B8D000000000064
-:040B8E000000000063
-:040B8F000000000062
-:040B90000000000061
-:040B91000000000060
-:040B9200000000005F
-:040B9300000000005E
-:040B9400000000005D
-:040B9500000000005C
-:040B9600000000005B
-:040B9700000000005A
-:040B98000000000059
-:040B99000000000058
-:040B9A000000000057
-:040B9B000000000056
-:040B9C000000000055
-:040B9D000000000054
-:040B9E000000000053
-:040B9F000000000052
-:040BA0000000000051
-:040BA1000000000050
-:040BA200000000004F
-:040BA300000000004E
-:040BA400000000004D
-:040BA500000000004C
-:040BA600000000004B
-:040BA700000000004A
-:040BA8000000000049
-:040BA9000000000048
-:040BAA000000000047
-:040BAB000000000046
-:040BAC000000000045
-:040BAD000000000044
-:040BAE000000000043
-:040BAF000000000042
-:040BB0000000000041
-:040BB1000000000040
-:040BB200000000003F
-:040BB300000000003E
-:040BB400000000003D
-:040BB500000000003C
-:040BB600000000003B
-:040BB700000000003A
-:040BB8000000000039
-:040BB9000000000038
-:040BBA000000000037
-:040BBB000000000036
-:040BBC000000000035
-:040BBD000000000034
-:040BBE000000000033
-:040BBF000000000032
-:040BC0000000000031
-:040BC1000000000030
-:040BC200000000002F
-:040BC300000000002E
-:040BC400000000002D
-:040BC500000000002C
-:040BC600000000002B
-:040BC700000000002A
-:040BC8000000000029
-:040BC9000000000028
-:040BCA000000000027
-:040BCB000000000026
-:040BCC000000000025
-:040BCD000000000024
-:040BCE000000000023
-:040BCF000000000022
-:040BD0000000000021
-:040BD1000000000020
-:040BD200000000001F
-:040BD300000000001E
-:040BD400000000001D
-:040BD500000000001C
-:040BD600000000001B
-:040BD700000000001A
-:040BD8000000000019
-:040BD9000000000018
-:040BDA000000000017
-:040BDB000000000016
-:040BDC000000000015
-:040BDD000000000014
-:040BDE000000000013
-:040BDF000000000012
-:040BE0000000000011
-:040BE1000000000010
-:040BE200000000000F
-:040BE300000000000E
-:040BE400000000000D
-:040BE500000000000C
-:040BE600000000000B
-:040BE700000000000A
-:040BE8000000000009
-:040BE9000000000008
-:040BEA000000000007
-:040BEB000000000006
-:040BEC000000000005
-:040BED000000000004
-:040BEE000000000003
-:040BEF000000000002
-:040BF0000000000001
-:040BF1000000000000
-:040BF20000000000FF
-:040BF30000000000FE
-:040BF40000000000FD
-:040BF50000000000FC
-:040BF60000000000FB
-:040BF70000000000FA
-:040BF80000000000F9
-:040BF90000000000F8
-:040BFA0000000000F7
-:040BFB0000000000F6
-:040BFC0000000000F5
-:040BFD0000000000F4
-:040BFE0000000000F3
-:040BFF0000000000F2
-:040C000000000000F0
-:040C010000000000EF
-:040C020000000000EE
-:040C030000000000ED
-:040C040000000000EC
-:040C050000000000EB
-:040C060000000000EA
-:040C070000000000E9
-:040C080000000000E8
-:040C090000000000E7
-:040C0A0000000000E6
-:040C0B0000000000E5
-:040C0C0000000000E4
-:040C0D0000000000E3
-:040C0E0000000000E2
-:040C0F0000000000E1
-:040C100000000000E0
-:040C110000000000DF
-:040C120000000000DE
-:040C130000000000DD
-:040C140000000000DC
-:040C150000000000DB
-:040C160000000000DA
-:040C170000000000D9
-:040C180000000000D8
-:040C190000000000D7
-:040C1A0000000000D6
-:040C1B0000000000D5
-:040C1C0000000000D4
-:040C1D0000000000D3
-:040C1E0000000000D2
-:040C1F0000000000D1
-:040C200000000000D0
-:040C210000000000CF
-:040C220000000000CE
-:040C230000000000CD
-:040C240000000000CC
-:040C250000000000CB
-:040C260000000000CA
-:040C270000000000C9
-:040C280000000000C8
-:040C290000000000C7
-:040C2A0000000000C6
-:040C2B0000000000C5
-:040C2C0000000000C4
-:040C2D0000000000C3
-:040C2E0000000000C2
-:040C2F0000000000C1
-:040C300000000000C0
-:040C310000000000BF
-:040C320000000000BE
-:040C330000000000BD
-:040C340000000000BC
-:040C350000000000BB
-:040C360000000000BA
-:040C370000000000B9
-:040C380000000000B8
-:040C390000000000B7
-:040C3A0000000000B6
-:040C3B0000000000B5
-:040C3C0000000000B4
-:040C3D0000000000B3
-:040C3E0000000000B2
-:040C3F0000000000B1
-:040C400000000000B0
-:040C410000000000AF
-:040C420000000000AE
-:040C430000000000AD
-:040C440000000000AC
-:040C450000000000AB
-:040C460000000000AA
-:040C470000000000A9
-:040C480000000000A8
-:040C490000000000A7
-:040C4A0000000000A6
-:040C4B0000000000A5
-:040C4C0000000000A4
-:040C4D0000000000A3
-:040C4E0000000000A2
-:040C4F0000000000A1
-:040C500000000000A0
-:040C5100000000009F
-:040C5200000000009E
-:040C5300000000009D
-:040C5400000000009C
-:040C5500000000009B
-:040C5600000000009A
-:040C57000000000099
-:040C58000000000098
-:040C59000000000097
-:040C5A000000000096
-:040C5B000000000095
-:040C5C000000000094
-:040C5D000000000093
-:040C5E000000000092
-:040C5F000000000091
-:040C60000000000090
-:040C6100000000008F
-:040C6200000000008E
-:040C6300000000008D
-:040C6400000000008C
-:040C6500000000008B
-:040C6600000000008A
-:040C67000000000089
-:040C68000000000088
-:040C69000000000087
-:040C6A000000000086
-:040C6B000000000085
-:040C6C000000000084
-:040C6D000000000083
-:040C6E000000000082
-:040C6F000000000081
-:040C70000000000080
-:040C7100000000007F
-:040C7200000000007E
-:040C7300000000007D
-:040C7400000000007C
-:040C7500000000007B
-:040C7600000000007A
-:040C77000000000079
-:040C78000000000078
-:040C79000000000077
-:040C7A000000000076
-:040C7B000000000075
-:040C7C000000000074
-:040C7D000000000073
-:040C7E000000000072
-:040C7F000000000071
-:040C80000000000070
-:040C8100000000006F
-:040C8200000000006E
-:040C8300000000006D
-:040C8400000000006C
-:040C8500000000006B
-:040C8600000000006A
-:040C87000000000069
-:040C88000000000068
-:040C89000000000067
-:040C8A000000000066
-:040C8B000000000065
-:040C8C000000000064
-:040C8D000000000063
-:040C8E000000000062
-:040C8F000000000061
-:040C90000000000060
-:040C9100000000005F
-:040C9200000000005E
-:040C9300000000005D
-:040C9400000000005C
-:040C9500000000005B
-:040C9600000000005A
-:040C97000000000059
-:040C98000000000058
-:040C99000000000057
-:040C9A000000000056
-:040C9B000000000055
-:040C9C000000000054
-:040C9D000000000053
-:040C9E000000000052
-:040C9F000000000051
-:040CA0000000000050
-:040CA100000000004F
-:040CA200000000004E
-:040CA300000000004D
-:040CA400000000004C
-:040CA500000000004B
-:040CA600000000004A
-:040CA7000000000049
-:040CA8000000000048
-:040CA9000000000047
-:040CAA000000000046
-:040CAB000000000045
-:040CAC000000000044
-:040CAD000000000043
-:040CAE000000000042
-:040CAF000000000041
-:040CB0000000000040
-:040CB100000000003F
-:040CB200000000003E
-:040CB300000000003D
-:040CB400000000003C
-:040CB500000000003B
-:040CB600000000003A
-:040CB7000000000039
-:040CB8000000000038
-:040CB9000000000037
-:040CBA000000000036
-:040CBB000000000035
-:040CBC000000000034
-:040CBD000000000033
-:040CBE000000000032
-:040CBF000000000031
-:040CC0000000000030
-:040CC100000000002F
-:040CC200000000002E
-:040CC300000000002D
-:040CC400000000002C
-:040CC500000000002B
-:040CC600000000002A
-:040CC7000000000029
-:040CC8000000000028
-:040CC9000000000027
-:040CCA000000000026
-:040CCB000000000025
-:040CCC000000000024
-:040CCD000000000023
-:040CCE000000000022
-:040CCF000000000021
-:040CD0000000000020
-:040CD100000000001F
-:040CD200000000001E
-:040CD300000000001D
-:040CD400000000001C
-:040CD500000000001B
-:040CD600000000001A
-:040CD7000000000019
-:040CD8000000000018
-:040CD9000000000017
-:040CDA000000000016
-:040CDB000000000015
-:040CDC000000000014
-:040CDD000000000013
-:040CDE000000000012
-:040CDF000000000011
-:040CE0000000000010
-:040CE100000000000F
-:040CE200000000000E
-:040CE300000000000D
-:040CE400000000000C
-:040CE500000000000B
-:040CE600000000000A
-:040CE7000000000009
-:040CE8000000000008
-:040CE9000000000007
-:040CEA000000000006
-:040CEB000000000005
-:040CEC000000000004
-:040CED000000000003
-:040CEE000000000002
-:040CEF000000000001
-:040CF0000000000000
-:040CF10000000000FF
-:040CF20000000000FE
-:040CF30000000000FD
-:040CF40000000000FC
-:040CF50000000000FB
-:040CF60000000000FA
-:040CF70000000000F9
-:040CF80000000000F8
-:040CF90000000000F7
-:040CFA0000000000F6
-:040CFB0000000000F5
-:040CFC0000000000F4
-:040CFD0000000000F3
-:040CFE0000000000F2
-:040CFF0000000000F1
-:040D000000000000EF
-:040D010000000000EE
-:040D020000000000ED
-:040D030000000000EC
-:040D040000000000EB
-:040D050000000000EA
-:040D060000000000E9
-:040D070000000000E8
-:040D080000000000E7
-:040D090000000000E6
-:040D0A0000000000E5
-:040D0B0000000000E4
-:040D0C0000000000E3
-:040D0D0000000000E2
-:040D0E0000000000E1
-:040D0F0000000000E0
-:040D100000000000DF
-:040D110000000000DE
-:040D120000000000DD
-:040D130000000000DC
-:040D140000000000DB
-:040D150000000000DA
-:040D160000000000D9
-:040D170000000000D8
-:040D180000000000D7
-:040D190000000000D6
-:040D1A0000000000D5
-:040D1B0000000000D4
-:040D1C0000000000D3
-:040D1D0000000000D2
-:040D1E0000000000D1
-:040D1F0000000000D0
-:040D200000000000CF
-:040D210000000000CE
-:040D220000000000CD
-:040D230000000000CC
-:040D240000000000CB
-:040D250000000000CA
-:040D260000000000C9
-:040D270000000000C8
-:040D280000000000C7
-:040D290000000000C6
-:040D2A0000000000C5
-:040D2B0000000000C4
-:040D2C0000000000C3
-:040D2D0000000000C2
-:040D2E0000000000C1
-:040D2F0000000000C0
-:040D300000000000BF
-:040D310000000000BE
-:040D320000000000BD
-:040D330000000000BC
-:040D340000000000BB
-:040D350000000000BA
-:040D360000000000B9
-:040D370000000000B8
-:040D380000000000B7
-:040D390000000000B6
-:040D3A0000000000B5
-:040D3B0000000000B4
-:040D3C0000000000B3
-:040D3D0000000000B2
-:040D3E0000000000B1
-:040D3F0000000000B0
-:040D400000000000AF
-:040D410000000000AE
-:040D420000000000AD
-:040D430000000000AC
-:040D440000000000AB
-:040D450000000000AA
-:040D460000000000A9
-:040D470000000000A8
-:040D480000000000A7
-:040D490000000000A6
-:040D4A0000000000A5
-:040D4B0000000000A4
-:040D4C0000000000A3
-:040D4D0000000000A2
-:040D4E0000000000A1
-:040D4F0000000000A0
-:040D5000000000009F
-:040D5100000000009E
-:040D5200000000009D
-:040D5300000000009C
-:040D5400000000009B
-:040D5500000000009A
-:040D56000000000099
-:040D57000000000098
-:040D58000000000097
-:040D59000000000096
-:040D5A000000000095
-:040D5B000000000094
-:040D5C000000000093
-:040D5D000000000092
-:040D5E000000000091
-:040D5F000000000090
-:040D6000000000008F
-:040D6100000000008E
-:040D6200000000008D
-:040D6300000000008C
-:040D6400000000008B
-:040D6500000000008A
-:040D66000000000089
-:040D67000000000088
-:040D68000000000087
-:040D69000000000086
-:040D6A000000000085
-:040D6B000000000084
-:040D6C000000000083
-:040D6D000000000082
-:040D6E000000000081
-:040D6F000000000080
-:040D7000000000007F
-:040D7100000000007E
-:040D7200000000007D
-:040D7300000000007C
-:040D7400000000007B
-:040D7500000000007A
-:040D76000000000079
-:040D77000000000078
-:040D78000000000077
-:040D79000000000076
-:040D7A000000000075
-:040D7B000000000074
-:040D7C000000000073
-:040D7D000000000072
-:040D7E000000000071
-:040D7F000000000070
-:040D8000000000006F
-:040D8100000000006E
-:040D8200000000006D
-:040D8300000000006C
-:040D8400000000006B
-:040D8500000000006A
-:040D86000000000069
-:040D87000000000068
-:040D88000000000067
-:040D89000000000066
-:040D8A000000000065
-:040D8B000000000064
-:040D8C000000000063
-:040D8D000000000062
-:040D8E000000000061
-:040D8F000000000060
-:040D9000000000005F
-:040D9100000000005E
-:040D9200000000005D
-:040D9300000000005C
-:040D9400000000005B
-:040D9500000000005A
-:040D96000000000059
-:040D97000000000058
-:040D98000000000057
-:040D99000000000056
-:040D9A000000000055
-:040D9B000000000054
-:040D9C000000000053
-:040D9D000000000052
-:040D9E000000000051
-:040D9F000000000050
-:040DA000000000004F
-:040DA100000000004E
-:040DA200000000004D
-:040DA300000000004C
-:040DA400000000004B
-:040DA500000000004A
-:040DA6000000000049
-:040DA7000000000048
-:040DA8000000000047
-:040DA9000000000046
-:040DAA000000000045
-:040DAB000000000044
-:040DAC000000000043
-:040DAD000000000042
-:040DAE000000000041
-:040DAF000000000040
-:040DB000000000003F
-:040DB100000000003E
-:040DB200000000003D
-:040DB300000000003C
-:040DB400000000003B
-:040DB500000000003A
-:040DB6000000000039
-:040DB7000000000038
-:040DB8000000000037
-:040DB9000000000036
-:040DBA000000000035
-:040DBB000000000034
-:040DBC000000000033
-:040DBD000000000032
-:040DBE000000000031
-:040DBF000000000030
-:040DC000000000002F
-:040DC100000000002E
-:040DC200000000002D
-:040DC300000000002C
-:040DC400000000002B
-:040DC500000000002A
-:040DC6000000000029
-:040DC7000000000028
-:040DC8000000000027
-:040DC9000000000026
-:040DCA000000000025
-:040DCB000000000024
-:040DCC000000000023
-:040DCD000000000022
-:040DCE000000000021
-:040DCF000000000020
-:040DD000000000001F
-:040DD100000000001E
-:040DD200000000001D
-:040DD300000000001C
-:040DD400000000001B
-:040DD500000000001A
-:040DD6000000000019
-:040DD7000000000018
-:040DD8000000000017
-:040DD9000000000016
-:040DDA000000000015
-:040DDB000000000014
-:040DDC000000000013
-:040DDD000000000012
-:040DDE000000000011
-:040DDF000000000010
-:040DE000000000000F
-:040DE100000000000E
-:040DE200000000000D
-:040DE300000000000C
-:040DE400000000000B
-:040DE500000000000A
-:040DE6000000000009
-:040DE7000000000008
-:040DE8000000000007
-:040DE9000000000006
-:040DEA000000000005
-:040DEB000000000004
-:040DEC000000000003
-:040DED000000000002
-:040DEE000000000001
-:040DEF000000000000
-:040DF00000000000FF
-:040DF10000000000FE
-:040DF20000000000FD
-:040DF30000000000FC
-:040DF40000000000FB
-:040DF50000000000FA
-:040DF60000000000F9
-:040DF70000000000F8
-:040DF80000000000F7
-:040DF90000000000F6
-:040DFA0000000000F5
-:040DFB0000000000F4
-:040DFC0000000000F3
-:040DFD0000000000F2
-:040DFE0000000000F1
-:040DFF0000000000F0
-:040E000000000000EE
-:040E010000000000ED
-:040E020000000000EC
-:040E030000000000EB
-:040E040000000000EA
-:040E050000000000E9
-:040E060000000000E8
-:040E070000000000E7
-:040E080000000000E6
-:040E090000000000E5
-:040E0A0000000000E4
-:040E0B0000000000E3
-:040E0C0000000000E2
-:040E0D0000000000E1
-:040E0E0000000000E0
-:040E0F0000000000DF
-:040E100000000000DE
-:040E110000000000DD
-:040E120000000000DC
-:040E130000000000DB
-:040E140000000000DA
-:040E150000000000D9
-:040E160000000000D8
-:040E170000000000D7
-:040E180000000000D6
-:040E190000000000D5
-:040E1A0000000000D4
-:040E1B0000000000D3
-:040E1C0000000000D2
-:040E1D0000000000D1
-:040E1E0000000000D0
-:040E1F0000000000CF
-:040E200000000000CE
-:040E210000000000CD
-:040E220000000000CC
-:040E230000000000CB
-:040E240000000000CA
-:040E250000000000C9
-:040E260000000000C8
-:040E270000000000C7
-:040E280000000000C6
-:040E290000000000C5
-:040E2A0000000000C4
-:040E2B0000000000C3
-:040E2C0000000000C2
-:040E2D0000000000C1
-:040E2E0000000000C0
-:040E2F0000000000BF
-:040E300000000000BE
-:040E310000000000BD
-:040E320000000000BC
-:040E330000000000BB
-:040E340000000000BA
-:040E350000000000B9
-:040E360000000000B8
-:040E370000000000B7
-:040E380000000000B6
-:040E390000000000B5
-:040E3A0000000000B4
-:040E3B0000000000B3
-:040E3C0000000000B2
-:040E3D0000000000B1
-:040E3E0000000000B0
-:040E3F0000000000AF
-:040E400000000000AE
-:040E410000000000AD
-:040E420000000000AC
-:040E430000000000AB
-:040E440000000000AA
-:040E450000000000A9
-:040E460000000000A8
-:040E470000000000A7
-:040E480000000000A6
-:040E490000000000A5
-:040E4A0000000000A4
-:040E4B0000000000A3
-:040E4C0000000000A2
-:040E4D0000000000A1
-:040E4E0000000000A0
-:040E4F00000000009F
-:040E5000000000009E
-:040E5100000000009D
-:040E5200000000009C
-:040E5300000000009B
-:040E5400000000009A
-:040E55000000000099
-:040E56000000000098
-:040E57000000000097
-:040E58000000000096
-:040E59000000000095
-:040E5A000000000094
-:040E5B000000000093
-:040E5C000000000092
-:040E5D000000000091
-:040E5E000000000090
-:040E5F00000000008F
-:040E6000000000008E
-:040E6100000000008D
-:040E6200000000008C
-:040E6300000000008B
-:040E6400000000008A
-:040E65000000000089
-:040E66000000000088
-:040E67000000000087
-:040E68000000000086
-:040E69000000000085
-:040E6A000000000084
-:040E6B000000000083
-:040E6C000000000082
-:040E6D000000000081
-:040E6E000000000080
-:040E6F00000000007F
-:040E7000000000007E
-:040E7100000000007D
-:040E7200000000007C
-:040E7300000000007B
-:040E7400000000007A
-:040E75000000000079
-:040E76000000000078
-:040E77000000000077
-:040E78000000000076
-:040E79000000000075
-:040E7A000000000074
-:040E7B000000000073
-:040E7C000000000072
-:040E7D000000000071
-:040E7E000000000070
-:040E7F00000000006F
-:040E8000000000006E
-:040E8100000000006D
-:040E8200000000006C
-:040E8300000000006B
-:040E8400000000006A
-:040E85000000000069
-:040E86000000000068
-:040E87000000000067
-:040E88000000000066
-:040E89000000000065
-:040E8A000000000064
-:040E8B000000000063
-:040E8C000000000062
-:040E8D000000000061
-:040E8E000000000060
-:040E8F00000000005F
-:040E9000000000005E
-:040E9100000000005D
-:040E9200000000005C
-:040E9300000000005B
-:040E9400000000005A
-:040E95000000000059
-:040E96000000000058
-:040E97000000000057
-:040E98000000000056
-:040E99000000000055
-:040E9A000000000054
-:040E9B000000000053
-:040E9C000000000052
-:040E9D000000000051
-:040E9E000000000050
-:040E9F00000000004F
-:040EA000000000004E
-:040EA100000000004D
-:040EA200000000004C
-:040EA300000000004B
-:040EA400000000004A
-:040EA5000000000049
-:040EA6000000000048
-:040EA7000000000047
-:040EA8000000000046
-:040EA9000000000045
-:040EAA000000000044
-:040EAB000000000043
-:040EAC000000000042
-:040EAD000000000041
-:040EAE000000000040
-:040EAF00000000003F
-:040EB000000000003E
-:040EB100000000003D
-:040EB200000000003C
-:040EB300000000003B
-:040EB400000000003A
-:040EB5000000000039
-:040EB6000000000038
-:040EB7000000000037
-:040EB8000000000036
-:040EB9000000000035
-:040EBA000000000034
-:040EBB000000000033
-:040EBC000000000032
-:040EBD000000000031
-:040EBE000000000030
-:040EBF00000000002F
-:040EC000000000002E
-:040EC100000000002D
-:040EC200000000002C
-:040EC300000000002B
-:040EC400000000002A
-:040EC5000000000029
-:040EC6000000000028
-:040EC7000000000027
-:040EC8000000000026
-:040EC9000000000025
-:040ECA000000000024
-:040ECB000000000023
-:040ECC000000000022
-:040ECD000000000021
-:040ECE000000000020
-:040ECF00000000001F
-:040ED000000000001E
-:040ED100000000001D
-:040ED200000000001C
-:040ED300000000001B
-:040ED400000000001A
-:040ED5000000000019
-:040ED6000000000018
-:040ED7000000000017
-:040ED8000000000016
-:040ED9000000000015
-:040EDA000000000014
-:040EDB000000000013
-:040EDC000000000012
-:040EDD000000000011
-:040EDE000000000010
-:040EDF00000000000F
-:040EE000000000000E
-:040EE100000000000D
-:040EE200000000000C
-:040EE300000000000B
-:040EE400000000000A
-:040EE5000000000009
-:040EE6000000000008
-:040EE7000000000007
-:040EE8000000000006
-:040EE9000000000005
-:040EEA000000000004
-:040EEB000000000003
-:040EEC000000000002
-:040EED000000000001
-:040EEE000000000000
-:040EEF0000000000FF
-:040EF00000000000FE
-:040EF10000000000FD
-:040EF20000000000FC
-:040EF30000000000FB
-:040EF40000000000FA
-:040EF50000000000F9
-:040EF60000000000F8
-:040EF70000000000F7
-:040EF80000000000F6
-:040EF90000000000F5
-:040EFA0000000000F4
-:040EFB0000000000F3
-:040EFC0000000000F2
-:040EFD0000000000F1
-:040EFE0000000000F0
-:040EFF0000000000EF
-:040F000000000000ED
-:040F010000000000EC
-:040F020000000000EB
-:040F030000000000EA
-:040F040000000000E9
-:040F050000000000E8
-:040F060000000000E7
-:040F070000000000E6
-:040F080000000000E5
-:040F090000000000E4
-:040F0A0000000000E3
-:040F0B0000000000E2
-:040F0C0000000000E1
-:040F0D0000000000E0
-:040F0E0000000000DF
-:040F0F0000000000DE
-:040F100000000000DD
-:040F110000000000DC
-:040F120000000000DB
-:040F130000000000DA
-:040F140000000000D9
-:040F150000000000D8
-:040F160000000000D7
-:040F170000000000D6
-:040F180000000000D5
-:040F190000000000D4
-:040F1A0000000000D3
-:040F1B0000000000D2
-:040F1C0000000000D1
-:040F1D0000000000D0
-:040F1E0000000000CF
-:040F1F0000000000CE
-:040F200000000000CD
-:040F210000000000CC
-:040F220000000000CB
-:040F230000000000CA
-:040F240000000000C9
-:040F250000000000C8
-:040F260000000000C7
-:040F270000000000C6
-:040F280000000000C5
-:040F290000000000C4
-:040F2A0000000000C3
-:040F2B0000000000C2
-:040F2C0000000000C1
-:040F2D0000000000C0
-:040F2E0000000000BF
-:040F2F0000000000BE
-:040F300000000000BD
-:040F310000000000BC
-:040F320000000000BB
-:040F330000000000BA
-:040F340000000000B9
-:040F350000000000B8
-:040F360000000000B7
-:040F370000000000B6
-:040F380000000000B5
-:040F390000000000B4
-:040F3A0000000000B3
-:040F3B0000000000B2
-:040F3C0000000000B1
-:040F3D0000000000B0
-:040F3E0000000000AF
-:040F3F0000000000AE
-:040F400000000000AD
-:040F410000000000AC
-:040F420000000000AB
-:040F430000000000AA
-:040F440000000000A9
-:040F450000000000A8
-:040F460000000000A7
-:040F470000000000A6
-:040F480000000000A5
-:040F490000000000A4
-:040F4A0000000000A3
-:040F4B0000000000A2
-:040F4C0000000000A1
-:040F4D0000000000A0
-:040F4E00000000009F
-:040F4F00000000009E
-:040F5000000000009D
-:040F5100000000009C
-:040F5200000000009B
-:040F5300000000009A
-:040F54000000000099
-:040F55000000000098
-:040F56000000000097
-:040F57000000000096
-:040F58000000000095
-:040F59000000000094
-:040F5A000000000093
-:040F5B000000000092
-:040F5C000000000091
-:040F5D000000000090
-:040F5E00000000008F
-:040F5F00000000008E
-:040F6000000000008D
-:040F6100000000008C
-:040F6200000000008B
-:040F6300000000008A
-:040F64000000000089
-:040F65000000000088
-:040F66000000000087
-:040F67000000000086
-:040F68000000000085
-:040F69000000000084
-:040F6A000000000083
-:040F6B000000000082
-:040F6C000000000081
-:040F6D000000000080
-:040F6E00000000007F
-:040F6F00000000007E
-:040F7000000000007D
-:040F7100000000007C
-:040F7200000000007B
-:040F7300000000007A
-:040F74000000000079
-:040F75000000000078
-:040F76000000000077
-:040F77000000000076
-:040F78000000000075
-:040F79000000000074
-:040F7A000000000073
-:040F7B000000000072
-:040F7C000000000071
-:040F7D000000000070
-:040F7E00000000006F
-:040F7F00000000006E
-:040F8000000000006D
-:040F8100000000006C
-:040F8200000000006B
-:040F8300000000006A
-:040F84000000000069
-:040F85000000000068
-:040F86000000000067
-:040F87000000000066
-:040F88000000000065
-:040F89000000000064
-:040F8A000000000063
-:040F8B000000000062
-:040F8C000000000061
-:040F8D000000000060
-:040F8E00000000005F
-:040F8F00000000005E
-:040F9000000000005D
-:040F9100000000005C
-:040F9200000000005B
-:040F9300000000005A
-:040F94000000000059
-:040F95000000000058
-:040F96000000000057
-:040F97000000000056
-:040F98000000000055
-:040F99000000000054
-:040F9A000000000053
-:040F9B000000000052
-:040F9C000000000051
-:040F9D000000000050
-:040F9E00000000004F
-:040F9F00000000004E
-:040FA000000000004D
-:040FA100000000004C
-:040FA200000000004B
-:040FA300000000004A
-:040FA4000000000049
-:040FA5000000000048
-:040FA6000000000047
-:040FA7000000000046
-:040FA8000000000045
-:040FA9000000000044
-:040FAA000000000043
-:040FAB000000000042
-:040FAC000000000041
-:040FAD000000000040
-:040FAE00000000003F
-:040FAF00000000003E
-:040FB000000000003D
-:040FB100000000003C
-:040FB200000000003B
-:040FB300000000003A
-:040FB4000000000039
-:040FB5000000000038
-:040FB6000000000037
-:040FB7000000000036
-:040FB8000000000035
-:040FB9000000000034
-:040FBA000000000033
-:040FBB000000000032
-:040FBC000000000031
-:040FBD000000000030
-:040FBE00000000002F
-:040FBF00000000002E
-:040FC000000000002D
-:040FC100000000002C
-:040FC200000000002B
-:040FC300000000002A
-:040FC4000000000029
-:040FC5000000000028
-:040FC6000000000027
-:040FC7000000000026
-:040FC8000000000025
-:040FC9000000000024
-:040FCA000000000023
-:040FCB000000000022
-:040FCC000000000021
-:040FCD000000000020
-:040FCE00000000001F
-:040FCF00000000001E
-:040FD000000000001D
-:040FD100000000001C
-:040FD200000000001B
-:040FD300000000001A
-:040FD4000000000019
-:040FD5000000000018
-:040FD6000000000017
-:040FD7000000000016
-:040FD8000000000015
-:040FD9000000000014
-:040FDA000000000013
-:040FDB000000000012
-:040FDC000000000011
-:040FDD000000000010
-:040FDE00000000000F
-:040FDF00000000000E
-:040FE000000000000D
-:040FE100000000000C
-:040FE200000000000B
-:040FE300000000000A
-:040FE4000000000009
-:040FE5000000000008
-:040FE6000000000007
-:040FE7000000000006
-:040FE8000000000005
-:040FE9000000000004
-:040FEA000000000003
-:040FEB000000000002
-:040FEC000000000001
-:040FED000000000000
-:040FEE0000000000FF
-:040FEF0000000000FE
-:040FF00000000000FD
-:040FF10000000000FC
-:040FF20000000000FB
-:040FF30000000000FA
-:040FF40000000000F9
-:040FF50000000000F8
-:040FF60000000000F7
-:040FF70000000000F6
-:040FF80000000000F5
-:040FF90000000000F4
-:040FFA0000000000F3
-:040FFB0000000000F2
-:040FFC0000000000F1
-:040FFD0000000000F0
-:040FFE0000000000EF
-:040FFF0000000000EE
-:0410000000000000EC
-:0410010000000000EB
-:0410020000000000EA
-:0410030000000000E9
-:0410040000000000E8
-:0410050000000000E7
-:0410060000000000E6
-:0410070000000000E5
-:0410080000000000E4
-:0410090000000000E3
-:04100A0000000000E2
-:04100B0000000000E1
-:04100C0000000000E0
-:04100D0000000000DF
-:04100E0000000000DE
-:04100F0000000000DD
-:0410100000000000DC
-:0410110000000000DB
-:0410120000000000DA
-:0410130000000000D9
-:0410140000000000D8
-:0410150000000000D7
-:0410160000000000D6
-:0410170000000000D5
-:0410180000000000D4
-:0410190000000000D3
-:04101A0000000000D2
-:04101B0000000000D1
-:04101C0000000000D0
-:04101D0000000000CF
-:04101E0000000000CE
-:04101F0000000000CD
-:0410200000000000CC
-:0410210000000000CB
-:0410220000000000CA
-:0410230000000000C9
-:0410240000000000C8
-:0410250000000000C7
-:0410260000000000C6
-:0410270000000000C5
-:0410280000000000C4
-:0410290000000000C3
-:04102A0000000000C2
-:04102B0000000000C1
-:04102C0000000000C0
-:04102D0000000000BF
-:04102E0000000000BE
-:04102F0000000000BD
-:0410300000000000BC
-:0410310000000000BB
-:0410320000000000BA
-:0410330000000000B9
-:0410340000000000B8
-:0410350000000000B7
-:0410360000000000B6
-:0410370000000000B5
-:0410380000000000B4
-:0410390000000000B3
-:04103A0000000000B2
-:04103B0000000000B1
-:04103C0000000000B0
-:04103D0000000000AF
-:04103E0000000000AE
-:04103F0000000000AD
-:0410400000000000AC
-:0410410000000000AB
-:0410420000000000AA
-:0410430000000000A9
-:0410440000000000A8
-:0410450000000000A7
-:0410460000000000A6
-:0410470000000000A5
-:0410480000000000A4
-:0410490000000000A3
-:04104A0000000000A2
-:04104B0000000000A1
-:04104C0000000000A0
-:04104D00000000009F
-:04104E00000000009E
-:04104F00000000009D
-:04105000000000009C
-:04105100000000009B
-:04105200000000009A
-:041053000000000099
-:041054000000000098
-:041055000000000097
-:041056000000000096
-:041057000000000095
-:041058000000000094
-:041059000000000093
-:04105A000000000092
-:04105B000000000091
-:04105C000000000090
-:04105D00000000008F
-:04105E00000000008E
-:04105F00000000008D
-:04106000000000008C
-:04106100000000008B
-:04106200000000008A
-:041063000000000089
-:041064000000000088
-:041065000000000087
-:041066000000000086
-:041067000000000085
-:041068000000000084
-:041069000000000083
-:04106A000000000082
-:04106B000000000081
-:04106C000000000080
-:04106D00000000007F
-:04106E00000000007E
-:04106F00000000007D
-:04107000000000007C
-:04107100000000007B
-:04107200000000007A
-:041073000000000079
-:041074000000000078
-:041075000000000077
-:041076000000000076
-:041077000000000075
-:041078000000000074
-:041079000000000073
-:04107A000000000072
-:04107B000000000071
-:04107C000000000070
-:04107D00000000006F
-:04107E00000000006E
-:04107F00000000006D
-:04108000000000006C
-:04108100000000006B
-:04108200000000006A
-:041083000000000069
-:041084000000000068
-:041085000000000067
-:041086000000000066
-:041087000000000065
-:041088000000000064
-:041089000000000063
-:04108A000000000062
-:04108B000000000061
-:04108C000000000060
-:04108D00000000005F
-:04108E00000000005E
-:04108F00000000005D
-:04109000000000005C
-:04109100000000005B
-:04109200000000005A
-:041093000000000059
-:041094000000000058
-:041095000000000057
-:041096000000000056
-:041097000000000055
-:041098000000000054
-:041099000000000053
-:04109A000000000052
-:04109B000000000051
-:04109C000000000050
-:04109D00000000004F
-:04109E00000000004E
-:04109F00000000004D
-:0410A000000000004C
-:0410A100000000004B
-:0410A200000000004A
-:0410A3000000000049
-:0410A4000000000048
-:0410A5000000000047
-:0410A6000000000046
-:0410A7000000000045
-:0410A8000000000044
-:0410A9000000000043
-:0410AA000000000042
-:0410AB000000000041
-:0410AC000000000040
-:0410AD00000000003F
-:0410AE00000000003E
-:0410AF00000000003D
-:0410B000000000003C
-:0410B100000000003B
-:0410B200000000003A
-:0410B3000000000039
-:0410B4000000000038
-:0410B5000000000037
-:0410B6000000000036
-:0410B7000000000035
-:0410B8000000000034
-:0410B9000000000033
-:0410BA000000000032
-:0410BB000000000031
-:0410BC000000000030
-:0410BD00000000002F
-:0410BE00000000002E
-:0410BF00000000002D
-:0410C000000000002C
-:0410C100000000002B
-:0410C200000000002A
-:0410C3000000000029
-:0410C4000000000028
-:0410C5000000000027
-:0410C6000000000026
-:0410C7000000000025
-:0410C8000000000024
-:0410C9000000000023
-:0410CA000000000022
-:0410CB000000000021
-:0410CC000000000020
-:0410CD00000000001F
-:0410CE00000000001E
-:0410CF00000000001D
-:0410D000000000001C
-:0410D100000000001B
-:0410D200000000001A
-:0410D3000000000019
-:0410D4000000000018
-:0410D5000000000017
-:0410D6000000000016
-:0410D7000000000015
-:0410D8000000000014
-:0410D9000000000013
-:0410DA000000000012
-:0410DB000000000011
-:0410DC000000000010
-:0410DD00000000000F
-:0410DE00000000000E
-:0410DF00000000000D
-:0410E000000000000C
-:0410E100000000000B
-:0410E200000000000A
-:0410E3000000000009
-:0410E4000000000008
-:0410E5000000000007
-:0410E6000000000006
-:0410E7000000000005
-:0410E8000000000004
-:0410E9000000000003
-:0410EA000000000002
-:0410EB000000000001
-:0410EC000000000000
-:0410ED0000000000FF
-:0410EE0000000000FE
-:0410EF0000000000FD
-:0410F00000000000FC
-:0410F10000000000FB
-:0410F20000000000FA
-:0410F30000000000F9
-:0410F40000000000F8
-:0410F50000000000F7
-:0410F60000000000F6
-:0410F70000000000F5
-:0410F80000000000F4
-:0410F90000000000F3
-:0410FA0000000000F2
-:0410FB0000000000F1
-:0410FC0000000000F0
-:0410FD0000000000EF
-:0410FE0000000000EE
-:0410FF0000000000ED
-:0411000000000000EB
-:0411010000000000EA
-:0411020000000000E9
-:0411030000000000E8
-:0411040000000000E7
-:0411050000000000E6
-:0411060000000000E5
-:0411070000000000E4
-:0411080000000000E3
-:0411090000000000E2
-:04110A0000000000E1
-:04110B0000000000E0
-:04110C0000000000DF
-:04110D0000000000DE
-:04110E0000000000DD
-:04110F0000000000DC
-:0411100000000000DB
-:0411110000000000DA
-:0411120000000000D9
-:0411130000000000D8
-:0411140000000000D7
-:0411150000000000D6
-:0411160000000000D5
-:0411170000000000D4
-:0411180000000000D3
-:0411190000000000D2
-:04111A0000000000D1
-:04111B0000000000D0
-:04111C0000000000CF
-:04111D0000000000CE
-:04111E0000000000CD
-:04111F0000000000CC
-:0411200000000000CB
-:0411210000000000CA
-:0411220000000000C9
-:0411230000000000C8
-:0411240000000000C7
-:0411250000000000C6
-:0411260000000000C5
-:0411270000000000C4
-:0411280000000000C3
-:0411290000000000C2
-:04112A0000000000C1
-:04112B0000000000C0
-:04112C0000000000BF
-:04112D0000000000BE
-:04112E0000000000BD
-:04112F0000000000BC
-:0411300000000000BB
-:0411310000000000BA
-:0411320000000000B9
-:0411330000000000B8
-:0411340000000000B7
-:0411350000000000B6
-:0411360000000000B5
-:0411370000000000B4
-:0411380000000000B3
-:0411390000000000B2
-:04113A0000000000B1
-:04113B0000000000B0
-:04113C0000000000AF
-:04113D0000000000AE
-:04113E0000000000AD
-:04113F0000000000AC
-:0411400000000000AB
-:0411410000000000AA
-:0411420000000000A9
-:0411430000000000A8
-:0411440000000000A7
-:0411450000000000A6
-:0411460000000000A5
-:0411470000000000A4
-:0411480000000000A3
-:0411490000000000A2
-:04114A0000000000A1
-:04114B0000000000A0
-:04114C00000000009F
-:04114D00000000009E
-:04114E00000000009D
-:04114F00000000009C
-:04115000000000009B
-:04115100000000009A
-:041152000000000099
-:041153000000000098
-:041154000000000097
-:041155000000000096
-:041156000000000095
-:041157000000000094
-:041158000000000093
-:041159000000000092
-:04115A000000000091
-:04115B000000000090
-:04115C00000000008F
-:04115D00000000008E
-:04115E00000000008D
-:04115F00000000008C
-:04116000000000008B
-:04116100000000008A
-:041162000000000089
-:041163000000000088
-:041164000000000087
-:041165000000000086
-:041166000000000085
-:041167000000000084
-:041168000000000083
-:041169000000000082
-:04116A000000000081
-:04116B000000000080
-:04116C00000000007F
-:04116D00000000007E
-:04116E00000000007D
-:04116F00000000007C
-:04117000000000007B
-:04117100000000007A
-:041172000000000079
-:041173000000000078
-:041174000000000077
-:041175000000000076
-:041176000000000075
-:041177000000000074
-:041178000000000073
-:041179000000000072
-:04117A000000000071
-:04117B000000000070
-:04117C00000000006F
-:04117D00000000006E
-:04117E00000000006D
-:04117F00000000006C
-:04118000000000006B
-:04118100000000006A
-:041182000000000069
-:041183000000000068
-:041184000000000067
-:041185000000000066
-:041186000000000065
-:041187000000000064
-:041188000000000063
-:041189000000000062
-:04118A000000000061
-:04118B000000000060
-:04118C00000000005F
-:04118D00000000005E
-:04118E00000000005D
-:04118F00000000005C
-:04119000000000005B
-:04119100000000005A
-:041192000000000059
-:041193000000000058
-:041194000000000057
-:041195000000000056
-:041196000000000055
-:041197000000000054
-:041198000000000053
-:041199000000000052
-:04119A000000000051
-:04119B000000000050
-:04119C00000000004F
-:04119D00000000004E
-:04119E00000000004D
-:04119F00000000004C
-:0411A000000000004B
-:0411A100000000004A
-:0411A2000000000049
-:0411A3000000000048
-:0411A4000000000047
-:0411A5000000000046
-:0411A6000000000045
-:0411A7000000000044
-:0411A8000000000043
-:0411A9000000000042
-:0411AA000000000041
-:0411AB000000000040
-:0411AC00000000003F
-:0411AD00000000003E
-:0411AE00000000003D
-:0411AF00000000003C
-:0411B000000000003B
-:0411B100000000003A
-:0411B2000000000039
-:0411B3000000000038
-:0411B4000000000037
-:0411B5000000000036
-:0411B6000000000035
-:0411B7000000000034
-:0411B8000000000033
-:0411B9000000000032
-:0411BA000000000031
-:0411BB000000000030
-:0411BC00000000002F
-:0411BD00000000002E
-:0411BE00000000002D
-:0411BF00000000002C
-:0411C000000000002B
-:0411C100000000002A
-:0411C2000000000029
-:0411C3000000000028
-:0411C4000000000027
-:0411C5000000000026
-:0411C6000000000025
-:0411C7000000000024
-:0411C8000000000023
-:0411C9000000000022
-:0411CA000000000021
-:0411CB000000000020
-:0411CC00000000001F
-:0411CD00000000001E
-:0411CE00000000001D
-:0411CF00000000001C
-:0411D000000000001B
-:0411D100000000001A
-:0411D2000000000019
-:0411D3000000000018
-:0411D4000000000017
-:0411D5000000000016
-:0411D6000000000015
-:0411D7000000000014
-:0411D8000000000013
-:0411D9000000000012
-:0411DA000000000011
-:0411DB000000000010
-:0411DC00000000000F
-:0411DD00000000000E
-:0411DE00000000000D
-:0411DF00000000000C
-:0411E000000000000B
-:0411E100000000000A
-:0411E2000000000009
-:0411E3000000000008
-:0411E4000000000007
-:0411E5000000000006
-:0411E6000000000005
-:0411E7000000000004
-:0411E8000000000003
-:0411E9000000000002
-:0411EA000000000001
-:0411EB000000000000
-:0411EC0000000000FF
-:0411ED0000000000FE
-:0411EE0000000000FD
-:0411EF0000000000FC
-:0411F00000000000FB
-:0411F10000000000FA
-:0411F20000000000F9
-:0411F30000000000F8
-:0411F40000000000F7
-:0411F50000000000F6
-:0411F60000000000F5
-:0411F70000000000F4
-:0411F80000000000F3
-:0411F90000000000F2
-:0411FA0000000000F1
-:0411FB0000000000F0
-:0411FC0000000000EF
-:0411FD0000000000EE
-:0411FE0000000000ED
-:0411FF0000000000EC
-:0412000000000000EA
-:0412010000000000E9
-:0412020000000000E8
-:0412030000000000E7
-:0412040000000000E6
-:0412050000000000E5
-:0412060000000000E4
-:0412070000000000E3
-:0412080000000000E2
-:0412090000000000E1
-:04120A0000000000E0
-:04120B0000000000DF
-:04120C0000000000DE
-:04120D0000000000DD
-:04120E0000000000DC
-:04120F0000000000DB
-:0412100000000000DA
-:0412110000000000D9
-:0412120000000000D8
-:0412130000000000D7
-:0412140000000000D6
-:0412150000000000D5
-:0412160000000000D4
-:0412170000000000D3
-:0412180000000000D2
-:0412190000000000D1
-:04121A0000000000D0
-:04121B0000000000CF
-:04121C0000000000CE
-:04121D0000000000CD
-:04121E0000000000CC
-:04121F0000000000CB
-:0412200000000000CA
-:0412210000000000C9
-:0412220000000000C8
-:0412230000000000C7
-:0412240000000000C6
-:0412250000000000C5
-:0412260000000000C4
-:0412270000000000C3
-:0412280000000000C2
-:0412290000000000C1
-:04122A0000000000C0
-:04122B0000000000BF
-:04122C0000000000BE
-:04122D0000000000BD
-:04122E0000000000BC
-:04122F0000000000BB
-:0412300000000000BA
-:0412310000000000B9
-:0412320000000000B8
-:0412330000000000B7
-:0412340000000000B6
-:0412350000000000B5
-:0412360000000000B4
-:0412370000000000B3
-:0412380000000000B2
-:0412390000000000B1
-:04123A0000000000B0
-:04123B0000000000AF
-:04123C0000000000AE
-:04123D0000000000AD
-:04123E0000000000AC
-:04123F0000000000AB
-:0412400000000000AA
-:0412410000000000A9
-:0412420000000000A8
-:0412430000000000A7
-:0412440000000000A6
-:0412450000000000A5
-:0412460000000000A4
-:0412470000000000A3
-:0412480000000000A2
-:0412490000000000A1
-:04124A0000000000A0
-:04124B00000000009F
-:04124C00000000009E
-:04124D00000000009D
-:04124E00000000009C
-:04124F00000000009B
-:04125000000000009A
-:041251000000000099
-:041252000000000098
-:041253000000000097
-:041254000000000096
-:041255000000000095
-:041256000000000094
-:041257000000000093
-:041258000000000092
-:041259000000000091
-:04125A000000000090
-:04125B00000000008F
-:04125C00000000008E
-:04125D00000000008D
-:04125E00000000008C
-:04125F00000000008B
-:04126000000000008A
-:041261000000000089
-:041262000000000088
-:041263000000000087
-:041264000000000086
-:041265000000000085
-:041266000000000084
-:041267000000000083
-:041268000000000082
-:041269000000000081
-:04126A000000000080
-:04126B00000000007F
-:04126C00000000007E
-:04126D00000000007D
-:04126E00000000007C
-:04126F00000000007B
-:04127000000000007A
-:041271000000000079
-:041272000000000078
-:041273000000000077
-:041274000000000076
-:041275000000000075
-:041276000000000074
-:041277000000000073
-:041278000000000072
-:041279000000000071
-:04127A000000000070
-:04127B00000000006F
-:04127C00000000006E
-:04127D00000000006D
-:04127E00000000006C
-:04127F00000000006B
-:04128000000000006A
-:041281000000000069
-:041282000000000068
-:041283000000000067
-:041284000000000066
-:041285000000000065
-:041286000000000064
-:041287000000000063
-:041288000000000062
-:041289000000000061
-:04128A000000000060
-:04128B00000000005F
-:04128C00000000005E
-:04128D00000000005D
-:04128E00000000005C
-:04128F00000000005B
-:04129000000000005A
-:041291000000000059
-:041292000000000058
-:041293000000000057
-:041294000000000056
-:041295000000000055
-:041296000000000054
-:041297000000000053
-:041298000000000052
-:041299000000000051
-:04129A000000000050
-:04129B00000000004F
-:04129C00000000004E
-:04129D00000000004D
-:04129E00000000004C
-:04129F00000000004B
-:0412A000000000004A
-:0412A1000000000049
-:0412A2000000000048
-:0412A3000000000047
-:0412A4000000000046
-:0412A5000000000045
-:0412A6000000000044
-:0412A7000000000043
-:0412A8000000000042
-:0412A9000000000041
-:0412AA000000000040
-:0412AB00000000003F
-:0412AC00000000003E
-:0412AD00000000003D
-:0412AE00000000003C
-:0412AF00000000003B
-:0412B000000000003A
-:0412B1000000000039
-:0412B2000000000038
-:0412B3000000000037
-:0412B4000000000036
-:0412B5000000000035
-:0412B6000000000034
-:0412B7000000000033
-:0412B8000000000032
-:0412B9000000000031
-:0412BA000000000030
-:0412BB00000000002F
-:0412BC00000000002E
-:0412BD00000000002D
-:0412BE00000000002C
-:0412BF00000000002B
-:0412C000000000002A
-:0412C1000000000029
-:0412C2000000000028
-:0412C3000000000027
-:0412C4000000000026
-:0412C5000000000025
-:0412C6000000000024
-:0412C7000000000023
-:0412C8000000000022
-:0412C9000000000021
-:0412CA000000000020
-:0412CB00000000001F
-:0412CC00000000001E
-:0412CD00000000001D
-:0412CE00000000001C
-:0412CF00000000001B
-:0412D000000000001A
-:0412D1000000000019
-:0412D2000000000018
-:0412D3000000000017
-:0412D4000000000016
-:0412D5000000000015
-:0412D6000000000014
-:0412D7000000000013
-:0412D8000000000012
-:0412D9000000000011
-:0412DA000000000010
-:0412DB00000000000F
-:0412DC00000000000E
-:0412DD00000000000D
-:0412DE00000000000C
-:0412DF00000000000B
-:0412E000000000000A
-:0412E1000000000009
-:0412E2000000000008
-:0412E3000000000007
-:0412E4000000000006
-:0412E5000000000005
-:0412E6000000000004
-:0412E7000000000003
-:0412E8000000000002
-:0412E9000000000001
-:0412EA000000000000
-:0412EB0000000000FF
-:0412EC0000000000FE
-:0412ED0000000000FD
-:0412EE0000000000FC
-:0412EF0000000000FB
-:0412F00000000000FA
-:0412F10000000000F9
-:0412F20000000000F8
-:0412F30000000000F7
-:0412F40000000000F6
-:0412F50000000000F5
-:0412F60000000000F4
-:0412F70000000000F3
-:0412F80000000000F2
-:0412F90000000000F1
-:0412FA0000000000F0
-:0412FB0000000000EF
-:0412FC0000000000EE
-:0412FD0000000000ED
-:0412FE0000000000EC
-:0412FF0000000000EB
-:0413000000000000E9
-:0413010000000000E8
-:0413020000000000E7
-:0413030000000000E6
-:0413040000000000E5
-:0413050000000000E4
-:0413060000000000E3
-:0413070000000000E2
-:0413080000000000E1
-:0413090000000000E0
-:04130A0000000000DF
-:04130B0000000000DE
-:04130C0000000000DD
-:04130D0000000000DC
-:04130E0000000000DB
-:04130F0000000000DA
-:0413100000000000D9
-:0413110000000000D8
-:0413120000000000D7
-:0413130000000000D6
-:0413140000000000D5
-:0413150000000000D4
-:0413160000000000D3
-:0413170000000000D2
-:0413180000000000D1
-:0413190000000000D0
-:04131A0000000000CF
-:04131B0000000000CE
-:04131C0000000000CD
-:04131D0000000000CC
-:04131E0000000000CB
-:04131F0000000000CA
-:0413200000000000C9
-:0413210000000000C8
-:0413220000000000C7
-:0413230000000000C6
-:0413240000000000C5
-:0413250000000000C4
-:0413260000000000C3
-:0413270000000000C2
-:0413280000000000C1
-:0413290000000000C0
-:04132A0000000000BF
-:04132B0000000000BE
-:04132C0000000000BD
-:04132D0000000000BC
-:04132E0000000000BB
-:04132F0000000000BA
-:0413300000000000B9
-:0413310000000000B8
-:0413320000000000B7
-:0413330000000000B6
-:0413340000000000B5
-:0413350000000000B4
-:0413360000000000B3
-:0413370000000000B2
-:0413380000000000B1
-:0413390000000000B0
-:04133A0000000000AF
-:04133B0000000000AE
-:04133C0000000000AD
-:04133D0000000000AC
-:04133E0000000000AB
-:04133F0000000000AA
-:0413400000000000A9
-:0413410000000000A8
-:0413420000000000A7
-:0413430000000000A6
-:0413440000000000A5
-:0413450000000000A4
-:0413460000000000A3
-:0413470000000000A2
-:0413480000000000A1
-:0413490000000000A0
-:04134A00000000009F
-:04134B00000000009E
-:04134C00000000009D
-:04134D00000000009C
-:04134E00000000009B
-:04134F00000000009A
-:041350000000000099
-:041351000000000098
-:041352000000000097
-:041353000000000096
-:041354000000000095
-:041355000000000094
-:041356000000000093
-:041357000000000092
-:041358000000000091
-:041359000000000090
-:04135A00000000008F
-:04135B00000000008E
-:04135C00000000008D
-:04135D00000000008C
-:04135E00000000008B
-:04135F00000000008A
-:041360000000000089
-:041361000000000088
-:041362000000000087
-:041363000000000086
-:041364000000000085
-:041365000000000084
-:041366000000000083
-:041367000000000082
-:041368000000000081
-:041369000000000080
-:04136A00000000007F
-:04136B00000000007E
-:04136C00000000007D
-:04136D00000000007C
-:04136E00000000007B
-:04136F00000000007A
-:041370000000000079
-:041371000000000078
-:041372000000000077
-:041373000000000076
-:041374000000000075
-:041375000000000074
-:041376000000000073
-:041377000000000072
-:041378000000000071
-:041379000000000070
-:04137A00000000006F
-:04137B00000000006E
-:04137C00000000006D
-:04137D00000000006C
-:04137E00000000006B
-:04137F00000000006A
-:041380000000000069
-:041381000000000068
-:041382000000000067
-:041383000000000066
-:041384000000000065
-:041385000000000064
-:041386000000000063
-:041387000000000062
-:041388000000000061
-:041389000000000060
-:04138A00000000005F
-:04138B00000000005E
-:04138C00000000005D
-:04138D00000000005C
-:04138E00000000005B
-:04138F00000000005A
-:041390000000000059
-:041391000000000058
-:041392000000000057
-:041393000000000056
-:041394000000000055
-:041395000000000054
-:041396000000000053
-:041397000000000052
-:041398000000000051
-:041399000000000050
-:04139A00000000004F
-:04139B00000000004E
-:04139C00000000004D
-:04139D00000000004C
-:04139E00000000004B
-:04139F00000000004A
-:0413A0000000000049
-:0413A1000000000048
-:0413A2000000000047
-:0413A3000000000046
-:0413A4000000000045
-:0413A5000000000044
-:0413A6000000000043
-:0413A7000000000042
-:0413A8000000000041
-:0413A9000000000040
-:0413AA00000000003F
-:0413AB00000000003E
-:0413AC00000000003D
-:0413AD00000000003C
-:0413AE00000000003B
-:0413AF00000000003A
-:0413B0000000000039
-:0413B1000000000038
-:0413B2000000000037
-:0413B3000000000036
-:0413B4000000000035
-:0413B5000000000034
-:0413B6000000000033
-:0413B7000000000032
-:0413B8000000000031
-:0413B9000000000030
-:0413BA00000000002F
-:0413BB00000000002E
-:0413BC00000000002D
-:0413BD00000000002C
-:0413BE00000000002B
-:0413BF00000000002A
-:0413C0000000000029
-:0413C1000000000028
-:0413C2000000000027
-:0413C3000000000026
-:0413C4000000000025
-:0413C5000000000024
-:0413C6000000000023
-:0413C7000000000022
-:0413C8000000000021
-:0413C9000000000020
-:0413CA00000000001F
-:0413CB00000000001E
-:0413CC00000000001D
-:0413CD00000000001C
-:0413CE00000000001B
-:0413CF00000000001A
-:0413D0000000000019
-:0413D1000000000018
-:0413D2000000000017
-:0413D3000000000016
-:0413D4000000000015
-:0413D5000000000014
-:0413D6000000000013
-:0413D7000000000012
-:0413D8000000000011
-:0413D9000000000010
-:0413DA00000000000F
-:0413DB00000000000E
-:0413DC00000000000D
-:0413DD00000000000C
-:0413DE00000000000B
-:0413DF00000000000A
-:0413E0000000000009
-:0413E1000000000008
-:0413E2000000000007
-:0413E3000000000006
-:0413E4000000000005
-:0413E5000000000004
-:0413E6000000000003
-:0413E7000000000002
-:0413E8000000000001
-:0413E9000000000000
-:0413EA0000000000FF
-:0413EB0000000000FE
-:0413EC0000000000FD
-:0413ED0000000000FC
-:0413EE0000000000FB
-:0413EF0000000000FA
-:0413F00000000000F9
-:0413F10000000000F8
-:0413F20000000000F7
-:0413F30000000000F6
-:0413F40000000000F5
-:0413F50000000000F4
-:0413F60000000000F3
-:0413F70000000000F2
-:0413F80000000000F1
-:0413F90000000000F0
-:0413FA0000000000EF
-:0413FB0000000000EE
-:0413FC0000000000ED
-:0413FD0000000000EC
-:0413FE0000000000EB
-:0413FF0000000000EA
-:0414000000000000E8
-:0414010000000000E7
-:0414020000000000E6
-:0414030000000000E5
-:0414040000000000E4
-:0414050000000000E3
-:0414060000000000E2
-:0414070000000000E1
-:0414080000000000E0
-:0414090000000000DF
-:04140A0000000000DE
-:04140B0000000000DD
-:04140C0000000000DC
-:04140D0000000000DB
-:04140E0000000000DA
-:04140F0000000000D9
-:0414100000000000D8
-:0414110000000000D7
-:0414120000000000D6
-:0414130000000000D5
-:0414140000000000D4
-:0414150000000000D3
-:0414160000000000D2
-:0414170000000000D1
-:0414180000000000D0
-:0414190000000000CF
-:04141A0000000000CE
-:04141B0000000000CD
-:04141C0000000000CC
-:04141D0000000000CB
-:04141E0000000000CA
-:04141F0000000000C9
-:0414200000000000C8
-:0414210000000000C7
-:0414220000000000C6
-:0414230000000000C5
-:0414240000000000C4
-:0414250000000000C3
-:0414260000000000C2
-:0414270000000000C1
-:0414280000000000C0
-:0414290000000000BF
-:04142A0000000000BE
-:04142B0000000000BD
-:04142C0000000000BC
-:04142D0000000000BB
-:04142E0000000000BA
-:04142F0000000000B9
-:0414300000000000B8
-:0414310000000000B7
-:0414320000000000B6
-:0414330000000000B5
-:0414340000000000B4
-:0414350000000000B3
-:0414360000000000B2
-:0414370000000000B1
-:0414380000000000B0
-:0414390000000000AF
-:04143A0000000000AE
-:04143B0000000000AD
-:04143C0000000000AC
-:04143D0000000000AB
-:04143E0000000000AA
-:04143F0000000000A9
-:0414400000000000A8
-:0414410000000000A7
-:0414420000000000A6
-:0414430000000000A5
-:0414440000000000A4
-:0414450000000000A3
-:0414460000000000A2
-:0414470000000000A1
-:0414480000000000A0
-:04144900000000009F
-:04144A00000000009E
-:04144B00000000009D
-:04144C00000000009C
-:04144D00000000009B
-:04144E00000000009A
-:04144F000000000099
-:041450000000000098
-:041451000000000097
-:041452000000000096
-:041453000000000095
-:041454000000000094
-:041455000000000093
-:041456000000000092
-:041457000000000091
-:041458000000000090
-:04145900000000008F
-:04145A00000000008E
-:04145B00000000008D
-:04145C00000000008C
-:04145D00000000008B
-:04145E00000000008A
-:04145F000000000089
-:041460000000000088
-:041461000000000087
-:041462000000000086
-:041463000000000085
-:041464000000000084
-:041465000000000083
-:041466000000000082
-:041467000000000081
-:041468000000000080
-:04146900000000007F
-:04146A00000000007E
-:04146B00000000007D
-:04146C00000000007C
-:04146D00000000007B
-:04146E00000000007A
-:04146F000000000079
-:041470000000000078
-:041471000000000077
-:041472000000000076
-:041473000000000075
-:041474000000000074
-:041475000000000073
-:041476000000000072
-:041477000000000071
-:041478000000000070
-:04147900000000006F
-:04147A00000000006E
-:04147B00000000006D
-:04147C00000000006C
-:04147D00000000006B
-:04147E00000000006A
-:04147F000000000069
-:041480000000000068
-:041481000000000067
-:041482000000000066
-:041483000000000065
-:041484000000000064
-:041485000000000063
-:041486000000000062
-:041487000000000061
-:041488000000000060
-:04148900000000005F
-:04148A00000000005E
-:04148B00000000005D
-:04148C00000000005C
-:04148D00000000005B
-:04148E00000000005A
-:04148F000000000059
-:041490000000000058
-:041491000000000057
-:041492000000000056
-:041493000000000055
-:041494000000000054
-:041495000000000053
-:041496000000000052
-:041497000000000051
-:041498000000000050
-:04149900000000004F
-:04149A00000000004E
-:04149B00000000004D
-:04149C00000000004C
-:04149D00000000004B
-:04149E00000000004A
-:04149F000000000049
-:0414A0000000000048
-:0414A1000000000047
-:0414A2000000000046
-:0414A3000000000045
-:0414A4000000000044
-:0414A5000000000043
-:0414A6000000000042
-:0414A7000000000041
-:0414A8000000000040
-:0414A900000000003F
-:0414AA00000000003E
-:0414AB00000000003D
-:0414AC00000000003C
-:0414AD00000000003B
-:0414AE00000000003A
-:0414AF000000000039
-:0414B0000000000038
-:0414B1000000000037
-:0414B2000000000036
-:0414B3000000000035
-:0414B4000000000034
-:0414B5000000000033
-:0414B6000000000032
-:0414B7000000000031
-:0414B8000000000030
-:0414B900000000002F
-:0414BA00000000002E
-:0414BB00000000002D
-:0414BC00000000002C
-:0414BD00000000002B
-:0414BE00000000002A
-:0414BF000000000029
-:0414C0000000000028
-:0414C1000000000027
-:0414C2000000000026
-:0414C3000000000025
-:0414C4000000000024
-:0414C5000000000023
-:0414C6000000000022
-:0414C7000000000021
-:0414C8000000000020
-:0414C900000000001F
-:0414CA00000000001E
-:0414CB00000000001D
-:0414CC00000000001C
-:0414CD00000000001B
-:0414CE00000000001A
-:0414CF000000000019
-:0414D0000000000018
-:0414D1000000000017
-:0414D2000000000016
-:0414D3000000000015
-:0414D4000000000014
-:0414D5000000000013
-:0414D6000000000012
-:0414D7000000000011
-:0414D8000000000010
-:0414D900000000000F
-:0414DA00000000000E
-:0414DB00000000000D
-:0414DC00000000000C
-:0414DD00000000000B
-:0414DE00000000000A
-:0414DF000000000009
-:0414E0000000000008
-:0414E1000000000007
-:0414E2000000000006
-:0414E3000000000005
-:0414E4000000000004
-:0414E5000000000003
-:0414E6000000000002
-:0414E7000000000001
-:0414E8000000000000
-:0414E90000000000FF
-:0414EA0000000000FE
-:0414EB0000000000FD
-:0414EC0000000000FC
-:0414ED0000000000FB
-:0414EE0000000000FA
-:0414EF0000000000F9
-:0414F00000000000F8
-:0414F10000000000F7
-:0414F20000000000F6
-:0414F30000000000F5
-:0414F40000000000F4
-:0414F50000000000F3
-:0414F60000000000F2
-:0414F70000000000F1
-:0414F80000000000F0
-:0414F90000000000EF
-:0414FA0000000000EE
-:0414FB0000000000ED
-:0414FC0000000000EC
-:0414FD0000000000EB
-:0414FE0000000000EA
-:0414FF0000000000E9
-:0415000000000000E7
-:0415010000000000E6
-:0415020000000000E5
-:0415030000000000E4
-:0415040000000000E3
-:0415050000000000E2
-:0415060000000000E1
-:0415070000000000E0
-:0415080000000000DF
-:0415090000000000DE
-:04150A0000000000DD
-:04150B0000000000DC
-:04150C0000000000DB
-:04150D0000000000DA
-:04150E0000000000D9
-:04150F0000000000D8
-:0415100000000000D7
-:0415110000000000D6
-:0415120000000000D5
-:0415130000000000D4
-:0415140000000000D3
-:0415150000000000D2
-:0415160000000000D1
-:0415170000000000D0
-:0415180000000000CF
-:0415190000000000CE
-:04151A0000000000CD
-:04151B0000000000CC
-:04151C0000000000CB
-:04151D0000000000CA
-:04151E0000000000C9
-:04151F0000000000C8
-:0415200000000000C7
-:0415210000000000C6
-:0415220000000000C5
-:0415230000000000C4
-:0415240000000000C3
-:0415250000000000C2
-:0415260000000000C1
-:0415270000000000C0
-:0415280000000000BF
-:0415290000000000BE
-:04152A0000000000BD
-:04152B0000000000BC
-:04152C0000000000BB
-:04152D0000000000BA
-:04152E0000000000B9
-:04152F0000000000B8
-:0415300000000000B7
-:0415310000000000B6
-:0415320000000000B5
-:0415330000000000B4
-:0415340000000000B3
-:0415350000000000B2
-:0415360000000000B1
-:0415370000000000B0
-:0415380000000000AF
-:0415390000000000AE
-:04153A0000000000AD
-:04153B0000000000AC
-:04153C0000000000AB
-:04153D0000000000AA
-:04153E0000000000A9
-:04153F0000000000A8
-:0415400000000000A7
-:0415410000000000A6
-:0415420000000000A5
-:0415430000000000A4
-:0415440000000000A3
-:0415450000000000A2
-:0415460000000000A1
-:0415470000000000A0
-:04154800000000009F
-:04154900000000009E
-:04154A00000000009D
-:04154B00000000009C
-:04154C00000000009B
-:04154D00000000009A
-:04154E000000000099
-:04154F000000000098
-:041550000000000097
-:041551000000000096
-:041552000000000095
-:041553000000000094
-:041554000000000093
-:041555000000000092
-:041556000000000091
-:041557000000000090
-:04155800000000008F
-:04155900000000008E
-:04155A00000000008D
-:04155B00000000008C
-:04155C00000000008B
-:04155D00000000008A
-:04155E000000000089
-:04155F000000000088
-:041560000000000087
-:041561000000000086
-:041562000000000085
-:041563000000000084
-:041564000000000083
-:041565000000000082
-:041566000000000081
-:041567000000000080
-:04156800000000007F
-:04156900000000007E
-:04156A00000000007D
-:04156B00000000007C
-:04156C00000000007B
-:04156D00000000007A
-:04156E000000000079
-:04156F000000000078
-:041570000000000077
-:041571000000000076
-:041572000000000075
-:041573000000000074
-:041574000000000073
-:041575000000000072
-:041576000000000071
-:041577000000000070
-:04157800000000006F
-:04157900000000006E
-:04157A00000000006D
-:04157B00000000006C
-:04157C00000000006B
-:04157D00000000006A
-:04157E000000000069
-:04157F000000000068
-:041580000000000067
-:041581000000000066
-:041582000000000065
-:041583000000000064
-:041584000000000063
-:041585000000000062
-:041586000000000061
-:041587000000000060
-:04158800000000005F
-:04158900000000005E
-:04158A00000000005D
-:04158B00000000005C
-:04158C00000000005B
-:04158D00000000005A
-:04158E000000000059
-:04158F000000000058
-:041590000000000057
-:041591000000000056
-:041592000000000055
-:041593000000000054
-:041594000000000053
-:041595000000000052
-:041596000000000051
-:041597000000000050
-:04159800000000004F
-:04159900000000004E
-:04159A00000000004D
-:04159B00000000004C
-:04159C00000000004B
-:04159D00000000004A
-:04159E000000000049
-:04159F000000000048
-:0415A0000000000047
-:0415A1000000000046
-:0415A2000000000045
-:0415A3000000000044
-:0415A4000000000043
-:0415A5000000000042
-:0415A6000000000041
-:0415A7000000000040
-:0415A800000000003F
-:0415A900000000003E
-:0415AA00000000003D
-:0415AB00000000003C
-:0415AC00000000003B
-:0415AD00000000003A
-:0415AE000000000039
-:0415AF000000000038
-:0415B0000000000037
-:0415B1000000000036
-:0415B2000000000035
-:0415B3000000000034
-:0415B4000000000033
-:0415B5000000000032
-:0415B6000000000031
-:0415B7000000000030
-:0415B800000000002F
-:0415B900000000002E
-:0415BA00000000002D
-:0415BB00000000002C
-:0415BC00000000002B
-:0415BD00000000002A
-:0415BE000000000029
-:0415BF000000000028
-:0415C0000000000027
-:0415C1000000000026
-:0415C2000000000025
-:0415C3000000000024
-:0415C4000000000023
-:0415C5000000000022
-:0415C6000000000021
-:0415C7000000000020
-:0415C800000000001F
-:0415C900000000001E
-:0415CA00000000001D
-:0415CB00000000001C
-:0415CC00000000001B
-:0415CD00000000001A
-:0415CE000000000019
-:0415CF000000000018
-:0415D0000000000017
-:0415D1000000000016
-:0415D2000000000015
-:0415D3000000000014
-:0415D4000000000013
-:0415D5000000000012
-:0415D6000000000011
-:0415D7000000000010
-:0415D800000000000F
-:0415D900000000000E
-:0415DA00000000000D
-:0415DB00000000000C
-:0415DC00000000000B
-:0415DD00000000000A
-:0415DE000000000009
-:0415DF000000000008
-:0415E0000000000007
-:0415E1000000000006
-:0415E2000000000005
-:0415E3000000000004
-:0415E4000000000003
-:0415E5000000000002
-:0415E6000000000001
-:0415E7000000000000
-:0415E80000000000FF
-:0415E90000000000FE
-:0415EA0000000000FD
-:0415EB0000000000FC
-:0415EC0000000000FB
-:0415ED0000000000FA
-:0415EE0000000000F9
-:0415EF0000000000F8
-:0415F00000000000F7
-:0415F10000000000F6
-:0415F20000000000F5
-:0415F30000000000F4
-:0415F40000000000F3
-:0415F50000000000F2
-:0415F60000000000F1
-:0415F70000000000F0
-:0415F80000000000EF
-:0415F90000000000EE
-:0415FA0000000000ED
-:0415FB0000000000EC
-:0415FC0000000000EB
-:0415FD0000000000EA
-:0415FE0000000000E9
-:0415FF0000000000E8
-:0416000000000000E6
-:0416010000000000E5
-:0416020000000000E4
-:0416030000000000E3
-:0416040000000000E2
-:0416050000000000E1
-:0416060000000000E0
-:0416070000000000DF
-:0416080000000000DE
-:0416090000000000DD
-:04160A0000000000DC
-:04160B0000000000DB
-:04160C0000000000DA
-:04160D0000000000D9
-:04160E0000000000D8
-:04160F0000000000D7
-:0416100000000000D6
-:0416110000000000D5
-:0416120000000000D4
-:0416130000000000D3
-:0416140000000000D2
-:0416150000000000D1
-:0416160000000000D0
-:0416170000000000CF
-:0416180000000000CE
-:0416190000000000CD
-:04161A0000000000CC
-:04161B0000000000CB
-:04161C0000000000CA
-:04161D0000000000C9
-:04161E0000000000C8
-:04161F0000000000C7
-:0416200000000000C6
-:0416210000000000C5
-:0416220000000000C4
-:0416230000000000C3
-:0416240000000000C2
-:0416250000000000C1
-:0416260000000000C0
-:0416270000000000BF
-:0416280000000000BE
-:0416290000000000BD
-:04162A0000000000BC
-:04162B0000000000BB
-:04162C0000000000BA
-:04162D0000000000B9
-:04162E0000000000B8
-:04162F0000000000B7
-:0416300000000000B6
-:0416310000000000B5
-:0416320000000000B4
-:0416330000000000B3
-:0416340000000000B2
-:0416350000000000B1
-:0416360000000000B0
-:0416370000000000AF
-:0416380000000000AE
-:0416390000000000AD
-:04163A0000000000AC
-:04163B0000000000AB
-:04163C0000000000AA
-:04163D0000000000A9
-:04163E0000000000A8
-:04163F0000000000A7
-:0416400000000000A6
-:0416410000000000A5
-:0416420000000000A4
-:0416430000000000A3
-:0416440000000000A2
-:0416450000000000A1
-:0416460000000000A0
-:04164700000000009F
-:04164800000000009E
-:04164900000000009D
-:04164A00000000009C
-:04164B00000000009B
-:04164C00000000009A
-:04164D000000000099
-:04164E000000000098
-:04164F000000000097
-:041650000000000096
-:041651000000000095
-:041652000000000094
-:041653000000000093
-:041654000000000092
-:041655000000000091
-:041656000000000090
-:04165700000000008F
-:04165800000000008E
-:04165900000000008D
-:04165A00000000008C
-:04165B00000000008B
-:04165C00000000008A
-:04165D000000000089
-:04165E000000000088
-:04165F000000000087
-:041660000000000086
-:041661000000000085
-:041662000000000084
-:041663000000000083
-:041664000000000082
-:041665000000000081
-:041666000000000080
-:04166700000000007F
-:04166800000000007E
-:04166900000000007D
-:04166A00000000007C
-:04166B00000000007B
-:04166C00000000007A
-:04166D000000000079
-:04166E000000000078
-:04166F000000000077
-:041670000000000076
-:041671000000000075
-:041672000000000074
-:041673000000000073
-:041674000000000072
-:041675000000000071
-:041676000000000070
-:04167700000000006F
-:04167800000000006E
-:04167900000000006D
-:04167A00000000006C
-:04167B00000000006B
-:04167C00000000006A
-:04167D000000000069
-:04167E000000000068
-:04167F000000000067
-:041680000000000066
-:041681000000000065
-:041682000000000064
-:041683000000000063
-:041684000000000062
-:041685000000000061
-:041686000000000060
-:04168700000000005F
-:04168800000000005E
-:04168900000000005D
-:04168A00000000005C
-:04168B00000000005B
-:04168C00000000005A
-:04168D000000000059
-:04168E000000000058
-:04168F000000000057
-:041690000000000056
-:041691000000000055
-:041692000000000054
-:041693000000000053
-:041694000000000052
-:041695000000000051
-:041696000000000050
-:04169700000000004F
-:04169800000000004E
-:04169900000000004D
-:04169A00000000004C
-:04169B00000000004B
-:04169C00000000004A
-:04169D000000000049
-:04169E000000000048
-:04169F000000000047
-:0416A0000000000046
-:0416A1000000000045
-:0416A2000000000044
-:0416A3000000000043
-:0416A4000000000042
-:0416A5000000000041
-:0416A6000000000040
-:0416A700000000003F
-:0416A800000000003E
-:0416A900000000003D
-:0416AA00000000003C
-:0416AB00000000003B
-:0416AC00000000003A
-:0416AD000000000039
-:0416AE000000000038
-:0416AF000000000037
-:0416B0000000000036
-:0416B1000000000035
-:0416B2000000000034
-:0416B3000000000033
-:0416B4000000000032
-:0416B5000000000031
-:0416B6000000000030
-:0416B700000000002F
-:0416B800000000002E
-:0416B900000000002D
-:0416BA00000000002C
-:0416BB00000000002B
-:0416BC00000000002A
-:0416BD000000000029
-:0416BE000000000028
-:0416BF000000000027
-:0416C0000000000026
-:0416C1000000000025
-:0416C2000000000024
-:0416C3000000000023
-:0416C4000000000022
-:0416C5000000000021
-:0416C6000000000020
-:0416C700000000001F
-:0416C800000000001E
-:0416C900000000001D
-:0416CA00000000001C
-:0416CB00000000001B
-:0416CC00000000001A
-:0416CD000000000019
-:0416CE000000000018
-:0416CF000000000017
-:0416D0000000000016
-:0416D1000000000015
-:0416D2000000000014
-:0416D3000000000013
-:0416D4000000000012
-:0416D5000000000011
-:0416D6000000000010
-:0416D700000000000F
-:0416D800000000000E
-:0416D900000000000D
-:0416DA00000000000C
-:0416DB00000000000B
-:0416DC00000000000A
-:0416DD000000000009
-:0416DE000000000008
-:0416DF000000000007
-:0416E0000000000006
-:0416E1000000000005
-:0416E2000000000004
-:0416E3000000000003
-:0416E4000000000002
-:0416E5000000000001
-:0416E6000000000000
-:0416E70000000000FF
-:0416E80000000000FE
-:0416E90000000000FD
-:0416EA0000000000FC
-:0416EB0000000000FB
-:0416EC0000000000FA
-:0416ED0000000000F9
-:0416EE0000000000F8
-:0416EF0000000000F7
-:0416F00000000000F6
-:0416F10000000000F5
-:0416F20000000000F4
-:0416F30000000000F3
-:0416F40000000000F2
-:0416F50000000000F1
-:0416F60000000000F0
-:0416F70000000000EF
-:0416F80000000000EE
-:0416F90000000000ED
-:0416FA0000000000EC
-:0416FB0000000000EB
-:0416FC0000000000EA
-:0416FD0000000000E9
-:0416FE0000000000E8
-:0416FF0000000000E7
-:0417000000000000E5
-:0417010000000000E4
-:0417020000000000E3
-:0417030000000000E2
-:0417040000000000E1
-:0417050000000000E0
-:0417060000000000DF
-:0417070000000000DE
-:0417080000000000DD
-:0417090000000000DC
-:04170A0000000000DB
-:04170B0000000000DA
-:04170C0000000000D9
-:04170D0000000000D8
-:04170E0000000000D7
-:04170F0000000000D6
-:0417100000000000D5
-:0417110000000000D4
-:0417120000000000D3
-:0417130000000000D2
-:0417140000000000D1
-:0417150000000000D0
-:0417160000000000CF
-:0417170000000000CE
-:0417180000000000CD
-:0417190000000000CC
-:04171A0000000000CB
-:04171B0000000000CA
-:04171C0000000000C9
-:04171D0000000000C8
-:04171E0000000000C7
-:04171F0000000000C6
-:0417200000000000C5
-:0417210000000000C4
-:0417220000000000C3
-:0417230000000000C2
-:0417240000000000C1
-:0417250000000000C0
-:0417260000000000BF
-:0417270000000000BE
-:0417280000000000BD
-:0417290000000000BC
-:04172A0000000000BB
-:04172B0000000000BA
-:04172C0000000000B9
-:04172D0000000000B8
-:04172E0000000000B7
-:04172F0000000000B6
-:0417300000000000B5
-:0417310000000000B4
-:0417320000000000B3
-:0417330000000000B2
-:0417340000000000B1
-:0417350000000000B0
-:0417360000000000AF
-:0417370000000000AE
-:0417380000000000AD
-:0417390000000000AC
-:04173A0000000000AB
-:04173B0000000000AA
-:04173C0000000000A9
-:04173D0000000000A8
-:04173E0000000000A7
-:04173F0000000000A6
-:0417400000000000A5
-:0417410000000000A4
-:0417420000000000A3
-:0417430000000000A2
-:0417440000000000A1
-:0417450000000000A0
-:04174600000000009F
-:04174700000000009E
-:04174800000000009D
-:04174900000000009C
-:04174A00000000009B
-:04174B00000000009A
-:04174C000000000099
-:04174D000000000098
-:04174E000000000097
-:04174F000000000096
-:041750000000000095
-:041751000000000094
-:041752000000000093
-:041753000000000092
-:041754000000000091
-:041755000000000090
-:04175600000000008F
-:04175700000000008E
-:04175800000000008D
-:04175900000000008C
-:04175A00000000008B
-:04175B00000000008A
-:04175C000000000089
-:04175D000000000088
-:04175E000000000087
-:04175F000000000086
-:041760000000000085
-:041761000000000084
-:041762000000000083
-:041763000000000082
-:041764000000000081
-:041765000000000080
-:04176600000000007F
-:04176700000000007E
-:04176800000000007D
-:04176900000000007C
-:04176A00000000007B
-:04176B00000000007A
-:04176C000000000079
-:04176D000000000078
-:04176E000000000077
-:04176F000000000076
-:041770000000000075
-:041771000000000074
-:041772000000000073
-:041773000000000072
-:041774000000000071
-:041775000000000070
-:04177600000000006F
-:04177700000000006E
-:04177800000000006D
-:04177900000000006C
-:04177A00000000006B
-:04177B00000000006A
-:04177C000000000069
-:04177D000000000068
-:04177E000000000067
-:04177F000000000066
-:041780000000000065
-:041781000000000064
-:041782000000000063
-:041783000000000062
-:041784000000000061
-:041785000000000060
-:04178600000000005F
-:04178700000000005E
-:04178800000000005D
-:04178900000000005C
-:04178A00000000005B
-:04178B00000000005A
-:04178C000000000059
-:04178D000000000058
-:04178E000000000057
-:04178F000000000056
-:041790000000000055
-:041791000000000054
-:041792000000000053
-:041793000000000052
-:041794000000000051
-:041795000000000050
-:04179600000000004F
-:04179700000000004E
-:04179800000000004D
-:04179900000000004C
-:04179A00000000004B
-:04179B00000000004A
-:04179C000000000049
-:04179D000000000048
-:04179E000000000047
-:04179F000000000046
-:0417A0000000000045
-:0417A1000000000044
-:0417A2000000000043
-:0417A3000000000042
-:0417A4000000000041
-:0417A5000000000040
-:0417A600000000003F
-:0417A700000000003E
-:0417A800000000003D
-:0417A900000000003C
-:0417AA00000000003B
-:0417AB00000000003A
-:0417AC000000000039
-:0417AD000000000038
-:0417AE000000000037
-:0417AF000000000036
-:0417B0000000000035
-:0417B1000000000034
-:0417B2000000000033
-:0417B3000000000032
-:0417B4000000000031
-:0417B5000000000030
-:0417B600000000002F
-:0417B700000000002E
-:0417B800000000002D
-:0417B900000000002C
-:0417BA00000000002B
-:0417BB00000000002A
-:0417BC000000000029
-:0417BD000000000028
-:0417BE000000000027
-:0417BF000000000026
-:0417C0000000000025
-:0417C1000000000024
-:0417C2000000000023
-:0417C3000000000022
-:0417C4000000000021
-:0417C5000000000020
-:0417C600000000001F
-:0417C700000000001E
-:0417C800000000001D
-:0417C900000000001C
-:0417CA00000000001B
-:0417CB00000000001A
-:0417CC000000000019
-:0417CD000000000018
-:0417CE000000000017
-:0417CF000000000016
-:0417D0000000000015
-:0417D1000000000014
-:0417D2000000000013
-:0417D3000000000012
-:0417D4000000000011
-:0417D5000000000010
-:0417D600000000000F
-:0417D700000000000E
-:0417D800000000000D
-:0417D900000000000C
-:0417DA00000000000B
-:0417DB00000000000A
-:0417DC000000000009
-:0417DD000000000008
-:0417DE000000000007
-:0417DF000000000006
-:0417E0000000000005
-:0417E1000000000004
-:0417E2000000000003
-:0417E3000000000002
-:0417E4000000000001
-:0417E5000000000000
-:0417E60000000000FF
-:0417E70000000000FE
-:0417E80000000000FD
-:0417E90000000000FC
-:0417EA0000000000FB
-:0417EB0000000000FA
-:0417EC0000000000F9
-:0417ED0000000000F8
-:0417EE0000000000F7
-:0417EF0000000000F6
-:0417F00000000000F5
-:0417F10000000000F4
-:0417F20000000000F3
-:0417F30000000000F2
-:0417F40000000000F1
-:0417F50000000000F0
-:0417F60000000000EF
-:0417F70000000000EE
-:0417F80000000000ED
-:0417F90000000000EC
-:0417FA0000000000EB
-:0417FB0000000000EA
-:0417FC0000000000E9
-:0417FD0000000000E8
-:0417FE0000000000E7
-:0417FF0000000000E6
-:0418000000000000E4
-:0418010000000000E3
-:0418020000000000E2
-:0418030000000000E1
-:0418040000000000E0
-:0418050000000000DF
-:0418060000000000DE
-:0418070000000000DD
-:0418080000000000DC
-:0418090000000000DB
-:04180A0000000000DA
-:04180B0000000000D9
-:04180C0000000000D8
-:04180D0000000000D7
-:04180E0000000000D6
-:04180F0000000000D5
-:0418100000000000D4
-:0418110000000000D3
-:0418120000000000D2
-:0418130000000000D1
-:0418140000000000D0
-:0418150000000000CF
-:0418160000000000CE
-:0418170000000000CD
-:0418180000000000CC
-:0418190000000000CB
-:04181A0000000000CA
-:04181B0000000000C9
-:04181C0000000000C8
-:04181D0000000000C7
-:04181E0000000000C6
-:04181F0000000000C5
-:0418200000000000C4
-:0418210000000000C3
-:0418220000000000C2
-:0418230000000000C1
-:0418240000000000C0
-:0418250000000000BF
-:0418260000000000BE
-:0418270000000000BD
-:0418280000000000BC
-:0418290000000000BB
-:04182A0000000000BA
-:04182B0000000000B9
-:04182C0000000000B8
-:04182D0000000000B7
-:04182E0000000000B6
-:04182F0000000000B5
-:0418300000000000B4
-:0418310000000000B3
-:0418320000000000B2
-:0418330000000000B1
-:0418340000000000B0
-:0418350000000000AF
-:0418360000000000AE
-:0418370000000000AD
-:0418380000000000AC
-:0418390000000000AB
-:04183A0000000000AA
-:04183B0000000000A9
-:04183C0000000000A8
-:04183D0000000000A7
-:04183E0000000000A6
-:04183F0000000000A5
-:0418400000000000A4
-:0418410000000000A3
-:0418420000000000A2
-:0418430000000000A1
-:0418440000000000A0
-:04184500000000009F
-:04184600000000009E
-:04184700000000009D
-:04184800000000009C
-:04184900000000009B
-:04184A00000000009A
-:04184B000000000099
-:04184C000000000098
-:04184D000000000097
-:04184E000000000096
-:04184F000000000095
-:041850000000000094
-:041851000000000093
-:041852000000000092
-:041853000000000091
-:041854000000000090
-:04185500000000008F
-:04185600000000008E
-:04185700000000008D
-:04185800000000008C
-:04185900000000008B
-:04185A00000000008A
-:04185B000000000089
-:04185C000000000088
-:04185D000000000087
-:04185E000000000086
-:04185F000000000085
-:041860000000000084
-:041861000000000083
-:041862000000000082
-:041863000000000081
-:041864000000000080
-:04186500000000007F
-:04186600000000007E
-:04186700000000007D
-:04186800000000007C
-:04186900000000007B
-:04186A00000000007A
-:04186B000000000079
-:04186C000000000078
-:04186D000000000077
-:04186E000000000076
-:04186F000000000075
-:041870000000000074
-:041871000000000073
-:041872000000000072
-:041873000000000071
-:041874000000000070
-:04187500000000006F
-:04187600000000006E
-:04187700000000006D
-:04187800000000006C
-:04187900000000006B
-:04187A00000000006A
-:04187B000000000069
-:04187C000000000068
-:04187D000000000067
-:04187E000000000066
-:04187F000000000065
-:041880000000000064
-:041881000000000063
-:041882000000000062
-:041883000000000061
-:041884000000000060
-:04188500000000005F
-:04188600000000005E
-:04188700000000005D
-:04188800000000005C
-:04188900000000005B
-:04188A00000000005A
-:04188B000000000059
-:04188C000000000058
-:04188D000000000057
-:04188E000000000056
-:04188F000000000055
-:041890000000000054
-:041891000000000053
-:041892000000000052
-:041893000000000051
-:041894000000000050
-:04189500000000004F
-:04189600000000004E
-:04189700000000004D
-:04189800000000004C
-:04189900000000004B
-:04189A00000000004A
-:04189B000000000049
-:04189C000000000048
-:04189D000000000047
-:04189E000000000046
-:04189F000000000045
-:0418A0000000000044
-:0418A1000000000043
-:0418A2000000000042
-:0418A3000000000041
-:0418A4000000000040
-:0418A500000000003F
-:0418A600000000003E
-:0418A700000000003D
-:0418A800000000003C
-:0418A900000000003B
-:0418AA00000000003A
-:0418AB000000000039
-:0418AC000000000038
-:0418AD000000000037
-:0418AE000000000036
-:0418AF000000000035
-:0418B0000000000034
-:0418B1000000000033
-:0418B2000000000032
-:0418B3000000000031
-:0418B4000000000030
-:0418B500000000002F
-:0418B600000000002E
-:0418B700000000002D
-:0418B800000000002C
-:0418B900000000002B
-:0418BA00000000002A
-:0418BB000000000029
-:0418BC000000000028
-:0418BD000000000027
-:0418BE000000000026
-:0418BF000000000025
-:0418C0000000000024
-:0418C1000000000023
-:0418C2000000000022
-:0418C3000000000021
-:0418C4000000000020
-:0418C500000000001F
-:0418C600000000001E
-:0418C700000000001D
-:0418C800000000001C
-:0418C900000000001B
-:0418CA00000000001A
-:0418CB000000000019
-:0418CC000000000018
-:0418CD000000000017
-:0418CE000000000016
-:0418CF000000000015
-:0418D0000000000014
-:0418D1000000000013
-:0418D2000000000012
-:0418D3000000000011
-:0418D4000000000010
-:0418D500000000000F
-:0418D600000000000E
-:0418D700000000000D
-:0418D800000000000C
-:0418D900000000000B
-:0418DA00000000000A
-:0418DB000000000009
-:0418DC000000000008
-:0418DD000000000007
-:0418DE000000000006
-:0418DF000000000005
-:0418E0000000000004
-:0418E1000000000003
-:0418E2000000000002
-:0418E3000000000001
-:0418E4000000000000
-:0418E50000000000FF
-:0418E60000000000FE
-:0418E70000000000FD
-:0418E80000000000FC
-:0418E90000000000FB
-:0418EA0000000000FA
-:0418EB0000000000F9
-:0418EC0000000000F8
-:0418ED0000000000F7
-:0418EE0000000000F6
-:0418EF0000000000F5
-:0418F00000000000F4
-:0418F10000000000F3
-:0418F20000000000F2
-:0418F30000000000F1
-:0418F40000000000F0
-:0418F50000000000EF
-:0418F60000000000EE
-:0418F70000000000ED
-:0418F80000000000EC
-:0418F90000000000EB
-:0418FA0000000000EA
-:0418FB0000000000E9
-:0418FC0000000000E8
-:0418FD0000000000E7
-:0418FE0000000000E6
-:0418FF0000000000E5
-:0419000000000000E3
-:0419010000000000E2
-:0419020000000000E1
-:0419030000000000E0
-:0419040000000000DF
-:0419050000000000DE
-:0419060000000000DD
-:0419070000000000DC
-:0419080000000000DB
-:0419090000000000DA
-:04190A0000000000D9
-:04190B0000000000D8
-:04190C0000000000D7
-:04190D0000000000D6
-:04190E0000000000D5
-:04190F0000000000D4
-:0419100000000000D3
-:0419110000000000D2
-:0419120000000000D1
-:0419130000000000D0
-:0419140000000000CF
-:0419150000000000CE
-:0419160000000000CD
-:0419170000000000CC
-:0419180000000000CB
-:0419190000000000CA
-:04191A0000000000C9
-:04191B0000000000C8
-:04191C0000000000C7
-:04191D0000000000C6
-:04191E0000000000C5
-:04191F0000000000C4
-:0419200000000000C3
-:0419210000000000C2
-:0419220000000000C1
-:0419230000000000C0
-:0419240000000000BF
-:0419250000000000BE
-:0419260000000000BD
-:0419270000000000BC
-:0419280000000000BB
-:0419290000000000BA
-:04192A0000000000B9
-:04192B0000000000B8
-:04192C0000000000B7
-:04192D0000000000B6
-:04192E0000000000B5
-:04192F0000000000B4
-:0419300000000000B3
-:0419310000000000B2
-:0419320000000000B1
-:0419330000000000B0
-:0419340000000000AF
-:0419350000000000AE
-:0419360000000000AD
-:0419370000000000AC
-:0419380000000000AB
-:0419390000000000AA
-:04193A0000000000A9
-:04193B0000000000A8
-:04193C0000000000A7
-:04193D0000000000A6
-:04193E0000000000A5
-:04193F0000000000A4
-:0419400000000000A3
-:0419410000000000A2
-:0419420000000000A1
-:0419430000000000A0
-:04194400000000009F
-:04194500000000009E
-:04194600000000009D
-:04194700000000009C
-:04194800000000009B
-:04194900000000009A
-:04194A000000000099
-:04194B000000000098
-:04194C000000000097
-:04194D000000000096
-:04194E000000000095
-:04194F000000000094
-:041950000000000093
-:041951000000000092
-:041952000000000091
-:041953000000000090
-:04195400000000008F
-:04195500000000008E
-:04195600000000008D
-:04195700000000008C
-:04195800000000008B
-:04195900000000008A
-:04195A000000000089
-:04195B000000000088
-:04195C000000000087
-:04195D000000000086
-:04195E000000000085
-:04195F000000000084
-:041960000000000083
-:041961000000000082
-:041962000000000081
-:041963000000000080
-:04196400000000007F
-:04196500000000007E
-:04196600000000007D
-:04196700000000007C
-:04196800000000007B
-:04196900000000007A
-:04196A000000000079
-:04196B000000000078
-:04196C000000000077
-:04196D000000000076
-:04196E000000000075
-:04196F000000000074
-:041970000000000073
-:041971000000000072
-:041972000000000071
-:041973000000000070
-:04197400000000006F
-:04197500000000006E
-:04197600000000006D
-:04197700000000006C
-:04197800000000006B
-:04197900000000006A
-:04197A000000000069
-:04197B000000000068
-:04197C000000000067
-:04197D000000000066
-:04197E000000000065
-:04197F000000000064
-:041980000000000063
-:041981000000000062
-:041982000000000061
-:041983000000000060
-:04198400000000005F
-:04198500000000005E
-:04198600000000005D
-:04198700000000005C
-:04198800000000005B
-:04198900000000005A
-:04198A000000000059
-:04198B000000000058
-:04198C000000000057
-:04198D000000000056
-:04198E000000000055
-:04198F000000000054
-:041990000000000053
-:041991000000000052
-:041992000000000051
-:041993000000000050
-:04199400000000004F
-:04199500000000004E
-:04199600000000004D
-:04199700000000004C
-:04199800000000004B
-:04199900000000004A
-:04199A000000000049
-:04199B000000000048
-:04199C000000000047
-:04199D000000000046
-:04199E000000000045
-:04199F000000000044
-:0419A0000000000043
-:0419A1000000000042
-:0419A2000000000041
-:0419A3000000000040
-:0419A400000000003F
-:0419A500000000003E
-:0419A600000000003D
-:0419A700000000003C
-:0419A800000000003B
-:0419A900000000003A
-:0419AA000000000039
-:0419AB000000000038
-:0419AC000000000037
-:0419AD000000000036
-:0419AE000000000035
-:0419AF000000000034
-:0419B0000000000033
-:0419B1000000000032
-:0419B2000000000031
-:0419B3000000000030
-:0419B400000000002F
-:0419B500000000002E
-:0419B600000000002D
-:0419B700000000002C
-:0419B800000000002B
-:0419B900000000002A
-:0419BA000000000029
-:0419BB000000000028
-:0419BC000000000027
-:0419BD000000000026
-:0419BE000000000025
-:0419BF000000000024
-:0419C0000000000023
-:0419C1000000000022
-:0419C2000000000021
-:0419C3000000000020
-:0419C400000000001F
-:0419C500000000001E
-:0419C600000000001D
-:0419C700000000001C
-:0419C800000000001B
-:0419C900000000001A
-:0419CA000000000019
-:0419CB000000000018
-:0419CC000000000017
-:0419CD000000000016
-:0419CE000000000015
-:0419CF000000000014
-:0419D0000000000013
-:0419D1000000000012
-:0419D2000000000011
-:0419D3000000000010
-:0419D400000000000F
-:0419D500000000000E
-:0419D600000000000D
-:0419D700000000000C
-:0419D800000000000B
-:0419D900000000000A
-:0419DA000000000009
-:0419DB000000000008
-:0419DC000000000007
-:0419DD000000000006
-:0419DE000000000005
-:0419DF000000000004
-:0419E0000000000003
-:0419E1000000000002
-:0419E2000000000001
-:0419E3000000000000
-:0419E40000000000FF
-:0419E50000000000FE
-:0419E60000000000FD
-:0419E70000000000FC
-:0419E80000000000FB
-:0419E90000000000FA
-:0419EA0000000000F9
-:0419EB0000000000F8
-:0419EC0000000000F7
-:0419ED0000000000F6
-:0419EE0000000000F5
-:0419EF0000000000F4
-:0419F00000000000F3
-:0419F10000000000F2
-:0419F20000000000F1
-:0419F30000000000F0
-:0419F40000000000EF
-:0419F50000000000EE
-:0419F60000000000ED
-:0419F70000000000EC
-:0419F80000000000EB
-:0419F90000000000EA
-:0419FA0000000000E9
-:0419FB0000000000E8
-:0419FC0000000000E7
-:0419FD0000000000E6
-:0419FE0000000000E5
-:0419FF0000000000E4
-:041A000000000000E2
-:041A010000000000E1
-:041A020000000000E0
-:041A030000000000DF
-:041A040000000000DE
-:041A050000000000DD
-:041A060000000000DC
-:041A070000000000DB
-:041A080000000000DA
-:041A090000000000D9
-:041A0A0000000000D8
-:041A0B0000000000D7
-:041A0C0000000000D6
-:041A0D0000000000D5
-:041A0E0000000000D4
-:041A0F0000000000D3
-:041A100000000000D2
-:041A110000000000D1
-:041A120000000000D0
-:041A130000000000CF
-:041A140000000000CE
-:041A150000000000CD
-:041A160000000000CC
-:041A170000000000CB
-:041A180000000000CA
-:041A190000000000C9
-:041A1A0000000000C8
-:041A1B0000000000C7
-:041A1C0000000000C6
-:041A1D0000000000C5
-:041A1E0000000000C4
-:041A1F0000000000C3
-:041A200000000000C2
-:041A210000000000C1
-:041A220000000000C0
-:041A230000000000BF
-:041A240000000000BE
-:041A250000000000BD
-:041A260000000000BC
-:041A270000000000BB
-:041A280000000000BA
-:041A290000000000B9
-:041A2A0000000000B8
-:041A2B0000000000B7
-:041A2C0000000000B6
-:041A2D0000000000B5
-:041A2E0000000000B4
-:041A2F0000000000B3
-:041A300000000000B2
-:041A310000000000B1
-:041A320000000000B0
-:041A330000000000AF
-:041A340000000000AE
-:041A350000000000AD
-:041A360000000000AC
-:041A370000000000AB
-:041A380000000000AA
-:041A390000000000A9
-:041A3A0000000000A8
-:041A3B0000000000A7
-:041A3C0000000000A6
-:041A3D0000000000A5
-:041A3E0000000000A4
-:041A3F0000000000A3
-:041A400000000000A2
-:041A410000000000A1
-:041A420000000000A0
-:041A4300000000009F
-:041A4400000000009E
-:041A4500000000009D
-:041A4600000000009C
-:041A4700000000009B
-:041A4800000000009A
-:041A49000000000099
-:041A4A000000000098
-:041A4B000000000097
-:041A4C000000000096
-:041A4D000000000095
-:041A4E000000000094
-:041A4F000000000093
-:041A50000000000092
-:041A51000000000091
-:041A52000000000090
-:041A5300000000008F
-:041A5400000000008E
-:041A5500000000008D
-:041A5600000000008C
-:041A5700000000008B
-:041A5800000000008A
-:041A59000000000089
-:041A5A000000000088
-:041A5B000000000087
-:041A5C000000000086
-:041A5D000000000085
-:041A5E000000000084
-:041A5F000000000083
-:041A60000000000082
-:041A61000000000081
-:041A62000000000080
-:041A6300000000007F
-:041A6400000000007E
-:041A6500000000007D
-:041A6600000000007C
-:041A6700000000007B
-:041A6800000000007A
-:041A69000000000079
-:041A6A000000000078
-:041A6B000000000077
-:041A6C000000000076
-:041A6D000000000075
-:041A6E000000000074
-:041A6F000000000073
-:041A70000000000072
-:041A71000000000071
-:041A72000000000070
-:041A7300000000006F
-:041A7400000000006E
-:041A7500000000006D
-:041A7600000000006C
-:041A7700000000006B
-:041A7800000000006A
-:041A79000000000069
-:041A7A000000000068
-:041A7B000000000067
-:041A7C000000000066
-:041A7D000000000065
-:041A7E000000000064
-:041A7F000000000063
-:041A80000000000062
-:041A81000000000061
-:041A82000000000060
-:041A8300000000005F
-:041A8400000000005E
-:041A8500000000005D
-:041A8600000000005C
-:041A8700000000005B
-:041A8800000000005A
-:041A89000000000059
-:041A8A000000000058
-:041A8B000000000057
-:041A8C000000000056
-:041A8D000000000055
-:041A8E000000000054
-:041A8F000000000053
-:041A90000000000052
-:041A91000000000051
-:041A92000000000050
-:041A9300000000004F
-:041A9400000000004E
-:041A9500000000004D
-:041A9600000000004C
-:041A9700000000004B
-:041A9800000000004A
-:041A99000000000049
-:041A9A000000000048
-:041A9B000000000047
-:041A9C000000000046
-:041A9D000000000045
-:041A9E000000000044
-:041A9F000000000043
-:041AA0000000000042
-:041AA1000000000041
-:041AA2000000000040
-:041AA300000000003F
-:041AA400000000003E
-:041AA500000000003D
-:041AA600000000003C
-:041AA700000000003B
-:041AA800000000003A
-:041AA9000000000039
-:041AAA000000000038
-:041AAB000000000037
-:041AAC000000000036
-:041AAD000000000035
-:041AAE000000000034
-:041AAF000000000033
-:041AB0000000000032
-:041AB1000000000031
-:041AB2000000000030
-:041AB300000000002F
-:041AB400000000002E
-:041AB500000000002D
-:041AB600000000002C
-:041AB700000000002B
-:041AB800000000002A
-:041AB9000000000029
-:041ABA000000000028
-:041ABB000000000027
-:041ABC000000000026
-:041ABD000000000025
-:041ABE000000000024
-:041ABF000000000023
-:041AC0000000000022
-:041AC1000000000021
-:041AC2000000000020
-:041AC300000000001F
-:041AC400000000001E
-:041AC500000000001D
-:041AC600000000001C
-:041AC700000000001B
-:041AC800000000001A
-:041AC9000000000019
-:041ACA000000000018
-:041ACB000000000017
-:041ACC000000000016
-:041ACD000000000015
-:041ACE000000000014
-:041ACF000000000013
-:041AD0000000000012
-:041AD1000000000011
-:041AD2000000000010
-:041AD300000000000F
-:041AD400000000000E
-:041AD500000000000D
-:041AD600000000000C
-:041AD700000000000B
-:041AD800000000000A
-:041AD9000000000009
-:041ADA000000000008
-:041ADB000000000007
-:041ADC000000000006
-:041ADD000000000005
-:041ADE000000000004
-:041ADF000000000003
-:041AE0000000000002
-:041AE1000000000001
-:041AE2000000000000
-:041AE30000000000FF
-:041AE40000000000FE
-:041AE50000000000FD
-:041AE60000000000FC
-:041AE70000000000FB
-:041AE80000000000FA
-:041AE90000000000F9
-:041AEA0000000000F8
-:041AEB0000000000F7
-:041AEC0000000000F6
-:041AED0000000000F5
-:041AEE0000000000F4
-:041AEF0000000000F3
-:041AF00000000000F2
-:041AF10000000000F1
-:041AF20000000000F0
-:041AF30000000000EF
-:041AF40000000000EE
-:041AF50000000000ED
-:041AF60000000000EC
-:041AF70000000000EB
-:041AF80000000000EA
-:041AF90000000000E9
-:041AFA0000000000E8
-:041AFB0000000000E7
-:041AFC0000000000E6
-:041AFD0000000000E5
-:041AFE0000000000E4
-:041AFF0000000000E3
-:041B000000000000E1
-:041B010000000000E0
-:041B020000000000DF
-:041B030000000000DE
-:041B040000000000DD
-:041B050000000000DC
-:041B060000000000DB
-:041B070000000000DA
-:041B080000000000D9
-:041B090000000000D8
-:041B0A0000000000D7
-:041B0B0000000000D6
-:041B0C0000000000D5
-:041B0D0000000000D4
-:041B0E0000000000D3
-:041B0F0000000000D2
-:041B100000000000D1
-:041B110000000000D0
-:041B120000000000CF
-:041B130000000000CE
-:041B140000000000CD
-:041B150000000000CC
-:041B160000000000CB
-:041B170000000000CA
-:041B180000000000C9
-:041B190000000000C8
-:041B1A0000000000C7
-:041B1B0000000000C6
-:041B1C0000000000C5
-:041B1D0000000000C4
-:041B1E0000000000C3
-:041B1F0000000000C2
-:041B200000000000C1
-:041B210000000000C0
-:041B220000000000BF
-:041B230000000000BE
-:041B240000000000BD
-:041B250000000000BC
-:041B260000000000BB
-:041B270000000000BA
-:041B280000000000B9
-:041B290000000000B8
-:041B2A0000000000B7
-:041B2B0000000000B6
-:041B2C0000000000B5
-:041B2D0000000000B4
-:041B2E0000000000B3
-:041B2F0000000000B2
-:041B300000000000B1
-:041B310000000000B0
-:041B320000000000AF
-:041B330000000000AE
-:041B340000000000AD
-:041B350000000000AC
-:041B360000000000AB
-:041B370000000000AA
-:041B380000000000A9
-:041B390000000000A8
-:041B3A0000000000A7
-:041B3B0000000000A6
-:041B3C0000000000A5
-:041B3D0000000000A4
-:041B3E0000000000A3
-:041B3F0000000000A2
-:041B400000000000A1
-:041B410000000000A0
-:041B4200000000009F
-:041B4300000000009E
-:041B4400000000009D
-:041B4500000000009C
-:041B4600000000009B
-:041B4700000000009A
-:041B48000000000099
-:041B49000000000098
-:041B4A000000000097
-:041B4B000000000096
-:041B4C000000000095
-:041B4D000000000094
-:041B4E000000000093
-:041B4F000000000092
-:041B50000000000091
-:041B51000000000090
-:041B5200000000008F
-:041B5300000000008E
-:041B5400000000008D
-:041B5500000000008C
-:041B5600000000008B
-:041B5700000000008A
-:041B58000000000089
-:041B59000000000088
-:041B5A000000000087
-:041B5B000000000086
-:041B5C000000000085
-:041B5D000000000084
-:041B5E000000000083
-:041B5F000000000082
-:041B60000000000081
-:041B61000000000080
-:041B6200000000007F
-:041B6300000000007E
-:041B6400000000007D
-:041B6500000000007C
-:041B6600000000007B
-:041B6700000000007A
-:041B68000000000079
-:041B69000000000078
-:041B6A000000000077
-:041B6B000000000076
-:041B6C000000000075
-:041B6D000000000074
-:041B6E000000000073
-:041B6F000000000072
-:041B70000000000071
-:041B71000000000070
-:041B7200000000006F
-:041B7300000000006E
-:041B7400000000006D
-:041B7500000000006C
-:041B7600000000006B
-:041B7700000000006A
-:041B78000000000069
-:041B79000000000068
-:041B7A000000000067
-:041B7B000000000066
-:041B7C000000000065
-:041B7D000000000064
-:041B7E000000000063
-:041B7F000000000062
-:041B80000000000061
-:041B81000000000060
-:041B8200000000005F
-:041B8300000000005E
-:041B8400000000005D
-:041B8500000000005C
-:041B8600000000005B
-:041B8700000000005A
-:041B88000000000059
-:041B89000000000058
-:041B8A000000000057
-:041B8B000000000056
-:041B8C000000000055
-:041B8D000000000054
-:041B8E000000000053
-:041B8F000000000052
-:041B90000000000051
-:041B91000000000050
-:041B9200000000004F
-:041B9300000000004E
-:041B9400000000004D
-:041B9500000000004C
-:041B9600000000004B
-:041B9700000000004A
-:041B98000000000049
-:041B99000000000048
-:041B9A000000000047
-:041B9B000000000046
-:041B9C000000000045
-:041B9D000000000044
-:041B9E000000000043
-:041B9F000000000042
-:041BA0000000000041
-:041BA1000000000040
-:041BA200000000003F
-:041BA300000000003E
-:041BA400000000003D
-:041BA500000000003C
-:041BA600000000003B
-:041BA700000000003A
-:041BA8000000000039
-:041BA9000000000038
-:041BAA000000000037
-:041BAB000000000036
-:041BAC000000000035
-:041BAD000000000034
-:041BAE000000000033
-:041BAF000000000032
-:041BB0000000000031
-:041BB1000000000030
-:041BB200000000002F
-:041BB300000000002E
-:041BB400000000002D
-:041BB500000000002C
-:041BB600000000002B
-:041BB700000000002A
-:041BB8000000000029
-:041BB9000000000028
-:041BBA000000000027
-:041BBB000000000026
-:041BBC000000000025
-:041BBD000000000024
-:041BBE000000000023
-:041BBF000000000022
-:041BC0000000000021
-:041BC1000000000020
-:041BC200000000001F
-:041BC300000000001E
-:041BC400000000001D
-:041BC500000000001C
-:041BC600000000001B
-:041BC700000000001A
-:041BC8000000000019
-:041BC9000000000018
-:041BCA000000000017
-:041BCB000000000016
-:041BCC000000000015
-:041BCD000000000014
-:041BCE000000000013
-:041BCF000000000012
-:041BD0000000000011
-:041BD1000000000010
-:041BD200000000000F
-:041BD300000000000E
-:041BD400000000000D
-:041BD500000000000C
-:041BD600000000000B
-:041BD700000000000A
-:041BD8000000000009
-:041BD9000000000008
-:041BDA000000000007
-:041BDB000000000006
-:041BDC000000000005
-:041BDD000000000004
-:041BDE000000000003
-:041BDF000000000002
-:041BE0000000000001
-:041BE1000000000000
-:041BE20000000000FF
-:041BE30000000000FE
-:041BE40000000000FD
-:041BE50000000000FC
-:041BE60000000000FB
-:041BE70000000000FA
-:041BE80000000000F9
-:041BE90000000000F8
-:041BEA0000000000F7
-:041BEB0000000000F6
-:041BEC0000000000F5
-:041BED0000000000F4
-:041BEE0000000000F3
-:041BEF0000000000F2
-:041BF00000000000F1
-:041BF10000000000F0
-:041BF20000000000EF
-:041BF30000000000EE
-:041BF40000000000ED
-:041BF50000000000EC
-:041BF60000000000EB
-:041BF70000000000EA
-:041BF80000000000E9
-:041BF90000000000E8
-:041BFA0000000000E7
-:041BFB0000000000E6
-:041BFC0000000000E5
-:041BFD0000000000E4
-:041BFE0000000000E3
-:041BFF0000000000E2
-:041C000000000000E0
-:041C010000000000DF
-:041C020000000000DE
-:041C030000000000DD
-:041C040000000000DC
-:041C050000000000DB
-:041C060000000000DA
-:041C070000000000D9
-:041C080000000000D8
-:041C090000000000D7
-:041C0A0000000000D6
-:041C0B0000000000D5
-:041C0C0000000000D4
-:041C0D0000000000D3
-:041C0E0000000000D2
-:041C0F0000000000D1
-:041C100000000000D0
-:041C110000000000CF
-:041C120000000000CE
-:041C130000000000CD
-:041C140000000000CC
-:041C150000000000CB
-:041C160000000000CA
-:041C170000000000C9
-:041C180000000000C8
-:041C190000000000C7
-:041C1A0000000000C6
-:041C1B0000000000C5
-:041C1C0000000000C4
-:041C1D0000000000C3
-:041C1E0000000000C2
-:041C1F0000000000C1
-:041C200000000000C0
-:041C210000000000BF
-:041C220000000000BE
-:041C230000000000BD
-:041C240000000000BC
-:041C250000000000BB
-:041C260000000000BA
-:041C270000000000B9
-:041C280000000000B8
-:041C290000000000B7
-:041C2A0000000000B6
-:041C2B0000000000B5
-:041C2C0000000000B4
-:041C2D0000000000B3
-:041C2E0000000000B2
-:041C2F0000000000B1
-:041C300000000000B0
-:041C310000000000AF
-:041C320000000000AE
-:041C330000000000AD
-:041C340000000000AC
-:041C350000000000AB
-:041C360000000000AA
-:041C370000000000A9
-:041C380000000000A8
-:041C390000000000A7
-:041C3A0000000000A6
-:041C3B0000000000A5
-:041C3C0000000000A4
-:041C3D0000000000A3
-:041C3E0000000000A2
-:041C3F0000000000A1
-:041C400000000000A0
-:041C4100000000009F
-:041C4200000000009E
-:041C4300000000009D
-:041C4400000000009C
-:041C4500000000009B
-:041C4600000000009A
-:041C47000000000099
-:041C48000000000098
-:041C49000000000097
-:041C4A000000000096
-:041C4B000000000095
-:041C4C000000000094
-:041C4D000000000093
-:041C4E000000000092
-:041C4F000000000091
-:041C50000000000090
-:041C5100000000008F
-:041C5200000000008E
-:041C5300000000008D
-:041C5400000000008C
-:041C5500000000008B
-:041C5600000000008A
-:041C57000000000089
-:041C58000000000088
-:041C59000000000087
-:041C5A000000000086
-:041C5B000000000085
-:041C5C000000000084
-:041C5D000000000083
-:041C5E000000000082
-:041C5F000000000081
-:041C60000000000080
-:041C6100000000007F
-:041C6200000000007E
-:041C6300000000007D
-:041C6400000000007C
-:041C6500000000007B
-:041C6600000000007A
-:041C67000000000079
-:041C68000000000078
-:041C69000000000077
-:041C6A000000000076
-:041C6B000000000075
-:041C6C000000000074
-:041C6D000000000073
-:041C6E000000000072
-:041C6F000000000071
-:041C70000000000070
-:041C7100000000006F
-:041C7200000000006E
-:041C7300000000006D
-:041C7400000000006C
-:041C7500000000006B
-:041C7600000000006A
-:041C77000000000069
-:041C78000000000068
-:041C79000000000067
-:041C7A000000000066
-:041C7B000000000065
-:041C7C000000000064
-:041C7D000000000063
-:041C7E000000000062
-:041C7F000000000061
-:041C80000000000060
-:041C8100000000005F
-:041C8200000000005E
-:041C8300000000005D
-:041C8400000000005C
-:041C8500000000005B
-:041C8600000000005A
-:041C87000000000059
-:041C88000000000058
-:041C89000000000057
-:041C8A000000000056
-:041C8B000000000055
-:041C8C000000000054
-:041C8D000000000053
-:041C8E000000000052
-:041C8F000000000051
-:041C90000000000050
-:041C9100000000004F
-:041C9200000000004E
-:041C9300000000004D
-:041C9400000000004C
-:041C9500000000004B
-:041C9600000000004A
-:041C97000000000049
-:041C98000000000048
-:041C99000000000047
-:041C9A000000000046
-:041C9B000000000045
-:041C9C000000000044
-:041C9D000000000043
-:041C9E000000000042
-:041C9F000000000041
-:041CA0000000000040
-:041CA100000000003F
-:041CA200000000003E
-:041CA300000000003D
-:041CA400000000003C
-:041CA500000000003B
-:041CA600000000003A
-:041CA7000000000039
-:041CA8000000000038
-:041CA9000000000037
-:041CAA000000000036
-:041CAB000000000035
-:041CAC000000000034
-:041CAD000000000033
-:041CAE000000000032
-:041CAF000000000031
-:041CB0000000000030
-:041CB100000000002F
-:041CB200000000002E
-:041CB300000000002D
-:041CB400000000002C
-:041CB500000000002B
-:041CB600000000002A
-:041CB7000000000029
-:041CB8000000000028
-:041CB9000000000027
-:041CBA000000000026
-:041CBB000000000025
-:041CBC000000000024
-:041CBD000000000023
-:041CBE000000000022
-:041CBF000000000021
-:041CC0000000000020
-:041CC100000000001F
-:041CC200000000001E
-:041CC300000000001D
-:041CC400000000001C
-:041CC500000000001B
-:041CC600000000001A
-:041CC7000000000019
-:041CC8000000000018
-:041CC9000000000017
-:041CCA000000000016
-:041CCB000000000015
-:041CCC000000000014
-:041CCD000000000013
-:041CCE000000000012
-:041CCF000000000011
-:041CD0000000000010
-:041CD100000000000F
-:041CD200000000000E
-:041CD300000000000D
-:041CD400000000000C
-:041CD500000000000B
-:041CD600000000000A
-:041CD7000000000009
-:041CD8000000000008
-:041CD9000000000007
-:041CDA000000000006
-:041CDB000000000005
-:041CDC000000000004
-:041CDD000000000003
-:041CDE000000000002
-:041CDF000000000001
-:041CE0000000000000
-:041CE10000000000FF
-:041CE20000000000FE
-:041CE30000000000FD
-:041CE40000000000FC
-:041CE50000000000FB
-:041CE60000000000FA
-:041CE70000000000F9
-:041CE80000000000F8
-:041CE90000000000F7
-:041CEA0000000000F6
-:041CEB0000000000F5
-:041CEC0000000000F4
-:041CED0000000000F3
-:041CEE0000000000F2
-:041CEF0000000000F1
-:041CF00000000000F0
-:041CF10000000000EF
-:041CF20000000000EE
-:041CF30000000000ED
-:041CF40000000000EC
-:041CF50000000000EB
-:041CF60000000000EA
-:041CF70000000000E9
-:041CF80000000000E8
-:041CF90000000000E7
-:041CFA0000000000E6
-:041CFB0000000000E5
-:041CFC0000000000E4
-:041CFD0000000000E3
-:041CFE0000000000E2
-:041CFF0000000000E1
-:041D000000000000DF
-:041D010000000000DE
-:041D020000000000DD
-:041D030000000000DC
-:041D040000000000DB
-:041D050000000000DA
-:041D060000000000D9
-:041D070000000000D8
-:041D080000000000D7
-:041D090000000000D6
-:041D0A0000000000D5
-:041D0B0000000000D4
-:041D0C0000000000D3
-:041D0D0000000000D2
-:041D0E0000000000D1
-:041D0F0000000000D0
-:041D100000000000CF
-:041D110000000000CE
-:041D120000000000CD
-:041D130000000000CC
-:041D140000000000CB
-:041D150000000000CA
-:041D160000000000C9
-:041D170000000000C8
-:041D180000000000C7
-:041D190000000000C6
-:041D1A0000000000C5
-:041D1B0000000000C4
-:041D1C0000000000C3
-:041D1D0000000000C2
-:041D1E0000000000C1
-:041D1F0000000000C0
-:041D200000000000BF
-:041D210000000000BE
-:041D220000000000BD
-:041D230000000000BC
-:041D240000000000BB
-:041D250000000000BA
-:041D260000000000B9
-:041D270000000000B8
-:041D280000000000B7
-:041D290000000000B6
-:041D2A0000000000B5
-:041D2B0000000000B4
-:041D2C0000000000B3
-:041D2D0000000000B2
-:041D2E0000000000B1
-:041D2F0000000000B0
-:041D300000000000AF
-:041D310000000000AE
-:041D320000000000AD
-:041D330000000000AC
-:041D340000000000AB
-:041D350000000000AA
-:041D360000000000A9
-:041D370000000000A8
-:041D380000000000A7
-:041D390000000000A6
-:041D3A0000000000A5
-:041D3B0000000000A4
-:041D3C0000000000A3
-:041D3D0000000000A2
-:041D3E0000000000A1
-:041D3F0000000000A0
-:041D4000000000009F
-:041D4100000000009E
-:041D4200000000009D
-:041D4300000000009C
-:041D4400000000009B
-:041D4500000000009A
-:041D46000000000099
-:041D47000000000098
-:041D48000000000097
-:041D49000000000096
-:041D4A000000000095
-:041D4B000000000094
-:041D4C000000000093
-:041D4D000000000092
-:041D4E000000000091
-:041D4F000000000090
-:041D5000000000008F
-:041D5100000000008E
-:041D5200000000008D
-:041D5300000000008C
-:041D5400000000008B
-:041D5500000000008A
-:041D56000000000089
-:041D57000000000088
-:041D58000000000087
-:041D59000000000086
-:041D5A000000000085
-:041D5B000000000084
-:041D5C000000000083
-:041D5D000000000082
-:041D5E000000000081
-:041D5F000000000080
-:041D6000000000007F
-:041D6100000000007E
-:041D6200000000007D
-:041D6300000000007C
-:041D6400000000007B
-:041D6500000000007A
-:041D66000000000079
-:041D67000000000078
-:041D68000000000077
-:041D69000000000076
-:041D6A000000000075
-:041D6B000000000074
-:041D6C000000000073
-:041D6D000000000072
-:041D6E000000000071
-:041D6F000000000070
-:041D7000000000006F
-:041D7100000000006E
-:041D7200000000006D
-:041D7300000000006C
-:041D7400000000006B
-:041D7500000000006A
-:041D76000000000069
-:041D77000000000068
-:041D78000000000067
-:041D79000000000066
-:041D7A000000000065
-:041D7B000000000064
-:041D7C000000000063
-:041D7D000000000062
-:041D7E000000000061
-:041D7F000000000060
-:041D8000000000005F
-:041D8100000000005E
-:041D8200000000005D
-:041D8300000000005C
-:041D8400000000005B
-:041D8500000000005A
-:041D86000000000059
-:041D87000000000058
-:041D88000000000057
-:041D89000000000056
-:041D8A000000000055
-:041D8B000000000054
-:041D8C000000000053
-:041D8D000000000052
-:041D8E000000000051
-:041D8F000000000050
-:041D9000000000004F
-:041D9100000000004E
-:041D9200000000004D
-:041D9300000000004C
-:041D9400000000004B
-:041D9500000000004A
-:041D96000000000049
-:041D97000000000048
-:041D98000000000047
-:041D99000000000046
-:041D9A000000000045
-:041D9B000000000044
-:041D9C000000000043
-:041D9D000000000042
-:041D9E000000000041
-:041D9F000000000040
-:041DA000000000003F
-:041DA100000000003E
-:041DA200000000003D
-:041DA300000000003C
-:041DA400000000003B
-:041DA500000000003A
-:041DA6000000000039
-:041DA7000000000038
-:041DA8000000000037
-:041DA9000000000036
-:041DAA000000000035
-:041DAB000000000034
-:041DAC000000000033
-:041DAD000000000032
-:041DAE000000000031
-:041DAF000000000030
-:041DB000000000002F
-:041DB100000000002E
-:041DB200000000002D
-:041DB300000000002C
-:041DB400000000002B
-:041DB500000000002A
-:041DB6000000000029
-:041DB7000000000028
-:041DB8000000000027
-:041DB9000000000026
-:041DBA000000000025
-:041DBB000000000024
-:041DBC000000000023
-:041DBD000000000022
-:041DBE000000000021
-:041DBF000000000020
-:041DC000000000001F
-:041DC100000000001E
-:041DC200000000001D
-:041DC300000000001C
-:041DC400000000001B
-:041DC500000000001A
-:041DC6000000000019
-:041DC7000000000018
-:041DC8000000000017
-:041DC9000000000016
-:041DCA000000000015
-:041DCB000000000014
-:041DCC000000000013
-:041DCD000000000012
-:041DCE000000000011
-:041DCF000000000010
-:041DD000000000000F
-:041DD100000000000E
-:041DD200000000000D
-:041DD300000000000C
-:041DD400000000000B
-:041DD500000000000A
-:041DD6000000000009
-:041DD7000000000008
-:041DD8000000000007
-:041DD9000000000006
-:041DDA000000000005
-:041DDB000000000004
-:041DDC000000000003
-:041DDD000000000002
-:041DDE000000000001
-:041DDF000000000000
-:041DE00000000000FF
-:041DE10000000000FE
-:041DE20000000000FD
-:041DE30000000000FC
-:041DE40000000000FB
-:041DE50000000000FA
-:041DE60000000000F9
-:041DE70000000000F8
-:041DE80000000000F7
-:041DE90000000000F6
-:041DEA0000000000F5
-:041DEB0000000000F4
-:041DEC0000000000F3
-:041DED0000000000F2
-:041DEE0000000000F1
-:041DEF0000000000F0
-:041DF00000000000EF
-:041DF10000000000EE
-:041DF20000000000ED
-:041DF30000000000EC
-:041DF40000000000EB
-:041DF50000000000EA
-:041DF60000000000E9
-:041DF70000000000E8
-:041DF80000000000E7
-:041DF90000000000E6
-:041DFA0000000000E5
-:041DFB0000000000E4
-:041DFC0000000000E3
-:041DFD0000000000E2
-:041DFE0000000000E1
-:041DFF0000000000E0
-:041E000000000000DE
-:041E010000000000DD
-:041E020000000000DC
-:041E030000000000DB
-:041E040000000000DA
-:041E050000000000D9
-:041E060000000000D8
-:041E070000000000D7
-:041E080000000000D6
-:041E090000000000D5
-:041E0A0000000000D4
-:041E0B0000000000D3
-:041E0C0000000000D2
-:041E0D0000000000D1
-:041E0E0000000000D0
-:041E0F0000000000CF
-:041E100000000000CE
-:041E110000000000CD
-:041E120000000000CC
-:041E130000000000CB
-:041E140000000000CA
-:041E150000000000C9
-:041E160000000000C8
-:041E170000000000C7
-:041E180000000000C6
-:041E190000000000C5
-:041E1A0000000000C4
-:041E1B0000000000C3
-:041E1C0000000000C2
-:041E1D0000000000C1
-:041E1E0000000000C0
-:041E1F0000000000BF
-:041E200000000000BE
-:041E210000000000BD
-:041E220000000000BC
-:041E230000000000BB
-:041E240000000000BA
-:041E250000000000B9
-:041E260000000000B8
-:041E270000000000B7
-:041E280000000000B6
-:041E290000000000B5
-:041E2A0000000000B4
-:041E2B0000000000B3
-:041E2C0000000000B2
-:041E2D0000000000B1
-:041E2E0000000000B0
-:041E2F0000000000AF
-:041E300000000000AE
-:041E310000000000AD
-:041E320000000000AC
-:041E330000000000AB
-:041E340000000000AA
-:041E350000000000A9
-:041E360000000000A8
-:041E370000000000A7
-:041E380000000000A6
-:041E390000000000A5
-:041E3A0000000000A4
-:041E3B0000000000A3
-:041E3C0000000000A2
-:041E3D0000000000A1
-:041E3E0000000000A0
-:041E3F00000000009F
-:041E4000000000009E
-:041E4100000000009D
-:041E4200000000009C
-:041E4300000000009B
-:041E4400000000009A
-:041E45000000000099
-:041E46000000000098
-:041E47000000000097
-:041E48000000000096
-:041E49000000000095
-:041E4A000000000094
-:041E4B000000000093
-:041E4C000000000092
-:041E4D000000000091
-:041E4E000000000090
-:041E4F00000000008F
-:041E5000000000008E
-:041E5100000000008D
-:041E5200000000008C
-:041E5300000000008B
-:041E5400000000008A
-:041E55000000000089
-:041E56000000000088
-:041E57000000000087
-:041E58000000000086
-:041E59000000000085
-:041E5A000000000084
-:041E5B000000000083
-:041E5C000000000082
-:041E5D000000000081
-:041E5E000000000080
-:041E5F00000000007F
-:041E6000000000007E
-:041E6100000000007D
-:041E6200000000007C
-:041E6300000000007B
-:041E6400000000007A
-:041E65000000000079
-:041E66000000000078
-:041E67000000000077
-:041E68000000000076
-:041E69000000000075
-:041E6A000000000074
-:041E6B000000000073
-:041E6C000000000072
-:041E6D000000000071
-:041E6E000000000070
-:041E6F00000000006F
-:041E7000000000006E
-:041E7100000000006D
-:041E7200000000006C
-:041E7300000000006B
-:041E7400000000006A
-:041E75000000000069
-:041E76000000000068
-:041E77000000000067
-:041E78000000000066
-:041E79000000000065
-:041E7A000000000064
-:041E7B000000000063
-:041E7C000000000062
-:041E7D000000000061
-:041E7E000000000060
-:041E7F00000000005F
-:041E8000000000005E
-:041E8100000000005D
-:041E8200000000005C
-:041E8300000000005B
-:041E8400000000005A
-:041E85000000000059
-:041E86000000000058
-:041E87000000000057
-:041E88000000000056
-:041E89000000000055
-:041E8A000000000054
-:041E8B000000000053
-:041E8C000000000052
-:041E8D000000000051
-:041E8E000000000050
-:041E8F00000000004F
-:041E9000000000004E
-:041E9100000000004D
-:041E9200000000004C
-:041E9300000000004B
-:041E9400000000004A
-:041E95000000000049
-:041E96000000000048
-:041E97000000000047
-:041E98000000000046
-:041E99000000000045
-:041E9A000000000044
-:041E9B000000000043
-:041E9C000000000042
-:041E9D000000000041
-:041E9E000000000040
-:041E9F00000000003F
-:041EA000000000003E
-:041EA100000000003D
-:041EA200000000003C
-:041EA300000000003B
-:041EA400000000003A
-:041EA5000000000039
-:041EA6000000000038
-:041EA7000000000037
-:041EA8000000000036
-:041EA9000000000035
-:041EAA000000000034
-:041EAB000000000033
-:041EAC000000000032
-:041EAD000000000031
-:041EAE000000000030
-:041EAF00000000002F
-:041EB000000000002E
-:041EB100000000002D
-:041EB200000000002C
-:041EB300000000002B
-:041EB400000000002A
-:041EB5000000000029
-:041EB6000000000028
-:041EB7000000000027
-:041EB8000000000026
-:041EB9000000000025
-:041EBA000000000024
-:041EBB000000000023
-:041EBC000000000022
-:041EBD000000000021
-:041EBE000000000020
-:041EBF00000000001F
-:041EC000000000001E
-:041EC100000000001D
-:041EC200000000001C
-:041EC300000000001B
-:041EC400000000001A
-:041EC5000000000019
-:041EC6000000000018
-:041EC7000000000017
-:041EC8000000000016
-:041EC9000000000015
-:041ECA000000000014
-:041ECB000000000013
-:041ECC000000000012
-:041ECD000000000011
-:041ECE000000000010
-:041ECF00000000000F
-:041ED000000000000E
-:041ED100000000000D
-:041ED200000000000C
-:041ED300000000000B
-:041ED400000000000A
-:041ED5000000000009
-:041ED6000000000008
-:041ED7000000000007
-:041ED8000000000006
-:041ED9000000000005
-:041EDA000000000004
-:041EDB000000000003
-:041EDC000000000002
-:041EDD000000000001
-:041EDE000000000000
-:041EDF0000000000FF
-:041EE00000000000FE
-:041EE10000000000FD
-:041EE20000000000FC
-:041EE30000000000FB
-:041EE40000000000FA
-:041EE50000000000F9
-:041EE60000000000F8
-:041EE70000000000F7
-:041EE80000000000F6
-:041EE90000000000F5
-:041EEA0000000000F4
-:041EEB0000000000F3
-:041EEC0000000000F2
-:041EED0000000000F1
-:041EEE0000000000F0
-:041EEF0000000000EF
-:041EF00000000000EE
-:041EF10000000000ED
-:041EF20000000000EC
-:041EF30000000000EB
-:041EF40000000000EA
-:041EF50000000000E9
-:041EF60000000000E8
-:041EF70000000000E7
-:041EF80000000000E6
-:041EF90000000000E5
-:041EFA0000000000E4
-:041EFB0000000000E3
-:041EFC0000000000E2
-:041EFD0000000000E1
-:041EFE0000000000E0
-:041EFF0000000000DF
-:041F000000000000DD
-:041F010000000000DC
-:041F020000000000DB
-:041F030000000000DA
-:041F040000000000D9
-:041F050000000000D8
-:041F060000000000D7
-:041F070000000000D6
-:041F080000000000D5
-:041F090000000000D4
-:041F0A0000000000D3
-:041F0B0000000000D2
-:041F0C0000000000D1
-:041F0D0000000000D0
-:041F0E0000000000CF
-:041F0F0000000000CE
-:041F100000000000CD
-:041F110000000000CC
-:041F120000000000CB
-:041F130000000000CA
-:041F140000000000C9
-:041F150000000000C8
-:041F160000000000C7
-:041F170000000000C6
-:041F180000000000C5
-:041F190000000000C4
-:041F1A0000000000C3
-:041F1B0000000000C2
-:041F1C0000000000C1
-:041F1D0000000000C0
-:041F1E0000000000BF
-:041F1F0000000000BE
-:041F200000000000BD
-:041F210000000000BC
-:041F220000000000BB
-:041F230000000000BA
-:041F240000000000B9
-:041F250000000000B8
-:041F260000000000B7
-:041F270000000000B6
-:041F280000000000B5
-:041F290000000000B4
-:041F2A0000000000B3
-:041F2B0000000000B2
-:041F2C0000000000B1
-:041F2D0000000000B0
-:041F2E0000000000AF
-:041F2F0000000000AE
-:041F300000000000AD
-:041F310000000000AC
-:041F320000000000AB
-:041F330000000000AA
-:041F340000000000A9
-:041F350000000000A8
-:041F360000000000A7
-:041F370000000000A6
-:041F380000000000A5
-:041F390000000000A4
-:041F3A0000000000A3
-:041F3B0000000000A2
-:041F3C0000000000A1
-:041F3D0000000000A0
-:041F3E00000000009F
-:041F3F00000000009E
-:041F4000000000009D
-:041F4100000000009C
-:041F4200000000009B
-:041F4300000000009A
-:041F44000000000099
-:041F45000000000098
-:041F46000000000097
-:041F47000000000096
-:041F48000000000095
-:041F49000000000094
-:041F4A000000000093
-:041F4B000000000092
-:041F4C000000000091
-:041F4D000000000090
-:041F4E00000000008F
-:041F4F00000000008E
-:041F5000000000008D
-:041F5100000000008C
-:041F5200000000008B
-:041F5300000000008A
-:041F54000000000089
-:041F55000000000088
-:041F56000000000087
-:041F57000000000086
-:041F58000000000085
-:041F59000000000084
-:041F5A000000000083
-:041F5B000000000082
-:041F5C000000000081
-:041F5D000000000080
-:041F5E00000000007F
-:041F5F00000000007E
-:041F6000000000007D
-:041F6100000000007C
-:041F6200000000007B
-:041F6300000000007A
-:041F64000000000079
-:041F65000000000078
-:041F66000000000077
-:041F67000000000076
-:041F68000000000075
-:041F69000000000074
-:041F6A000000000073
-:041F6B000000000072
-:041F6C000000000071
-:041F6D000000000070
-:041F6E00000000006F
-:041F6F00000000006E
-:041F7000000000006D
-:041F7100000000006C
-:041F7200000000006B
-:041F7300000000006A
-:041F74000000000069
-:041F75000000000068
-:041F76000000000067
-:041F77000000000066
-:041F78000000000065
-:041F79000000000064
-:041F7A000000000063
-:041F7B000000000062
-:041F7C000000000061
-:041F7D000000000060
-:041F7E00000000005F
-:041F7F00000000005E
-:041F8000000000005D
-:041F8100000000005C
-:041F8200000000005B
-:041F8300000000005A
-:041F84000000000059
-:041F85000000000058
-:041F86000000000057
-:041F87000000000056
-:041F88000000000055
-:041F89000000000054
-:041F8A000000000053
-:041F8B000000000052
-:041F8C000000000051
-:041F8D000000000050
-:041F8E00000000004F
-:041F8F00000000004E
-:041F9000000000004D
-:041F9100000000004C
-:041F9200000000004B
-:041F9300000000004A
-:041F94000000000049
-:041F95000000000048
-:041F96000000000047
-:041F97000000000046
-:041F98000000000045
-:041F99000000000044
-:041F9A000000000043
-:041F9B000000000042
-:041F9C000000000041
-:041F9D000000000040
-:041F9E00000000003F
-:041F9F00000000003E
-:041FA000000000003D
-:041FA100000000003C
-:041FA200000000003B
-:041FA300000000003A
-:041FA4000000000039
-:041FA5000000000038
-:041FA6000000000037
-:041FA7000000000036
-:041FA8000000000035
-:041FA9000000000034
-:041FAA000000000033
-:041FAB000000000032
-:041FAC000000000031
-:041FAD000000000030
-:041FAE00000000002F
-:041FAF00000000002E
-:041FB000000000002D
-:041FB100000000002C
-:041FB200000000002B
-:041FB300000000002A
-:041FB4000000000029
-:041FB5000000000028
-:041FB6000000000027
-:041FB7000000000026
-:041FB8000000000025
-:041FB9000000000024
-:041FBA000000000023
-:041FBB000000000022
-:041FBC000000000021
-:041FBD000000000020
-:041FBE00000000001F
-:041FBF00000000001E
-:041FC000000000001D
-:041FC100000000001C
-:041FC200000000001B
-:041FC300000000001A
-:041FC4000000000019
-:041FC5000000000018
-:041FC6000000000017
-:041FC7000000000016
-:041FC8000000000015
-:041FC9000000000014
-:041FCA000000000013
-:041FCB000000000012
-:041FCC000000000011
-:041FCD000000000010
-:041FCE00000000000F
-:041FCF00000000000E
-:041FD000000000000D
-:041FD100000000000C
-:041FD200000000000B
-:041FD300000000000A
-:041FD4000000000009
-:041FD5000000000008
-:041FD6000000000007
-:041FD7000000000006
-:041FD8000000000005
-:041FD9000000000004
-:041FDA000000000003
-:041FDB000000000002
-:041FDC000000000001
-:041FDD000000000000
-:041FDE0000000000FF
-:041FDF0000000000FE
-:041FE00000000000FD
-:041FE10000000000FC
-:041FE20000000000FB
-:041FE30000000000FA
-:041FE40000000000F9
-:041FE50000000000F8
-:041FE60000000000F7
-:041FE70000000000F6
-:041FE80000000000F5
-:041FE90000000000F4
-:041FEA0000000000F3
-:041FEB0000000000F2
-:041FEC0000000000F1
-:041FED0000000000F0
-:041FEE0000000000EF
-:041FEF0000000000EE
-:041FF00000000000ED
-:041FF10000000000EC
-:041FF20000000000EB
-:041FF30000000000EA
-:041FF40000000000E9
-:041FF50000000000E8
-:041FF60000000000E7
-:041FF70000000000E6
-:041FF80000000000E5
-:041FF90000000000E4
-:041FFA0000000000E3
-:041FFB0000000000E2
-:041FFC0000000000E1
-:041FFD0000000000E0
-:041FFE0000000000DF
-:041FFF0000000000DE
-:0420000000000000DC
-:0420010000000000DB
-:0420020000000000DA
-:0420030000000000D9
-:0420040000000000D8
-:0420050000000000D7
-:0420060000000000D6
-:0420070000000000D5
-:0420080000000000D4
-:0420090000000000D3
-:04200A0000000000D2
-:04200B0000000000D1
-:04200C0000000000D0
-:04200D0000000000CF
-:04200E0000000000CE
-:04200F0000000000CD
-:0420100000000000CC
-:0420110000000000CB
-:0420120000000000CA
-:0420130000000000C9
-:0420140000000000C8
-:0420150000000000C7
-:0420160000000000C6
-:0420170000000000C5
-:0420180000000000C4
-:0420190000000000C3
-:04201A0000000000C2
-:04201B0000000000C1
-:04201C0000000000C0
-:04201D0000000000BF
-:04201E0000000000BE
-:04201F0000000000BD
-:0420200000000000BC
-:0420210000000000BB
-:0420220000000000BA
-:0420230000000000B9
-:0420240000000000B8
-:0420250000000000B7
-:0420260000000000B6
-:0420270000000000B5
-:0420280000000000B4
-:0420290000000000B3
-:04202A0000000000B2
-:04202B0000000000B1
-:04202C0000000000B0
-:04202D0000000000AF
-:04202E0000000000AE
-:04202F0000000000AD
-:0420300000000000AC
-:0420310000000000AB
-:0420320000000000AA
-:0420330000000000A9
-:0420340000000000A8
-:0420350000000000A7
-:0420360000000000A6
-:0420370000000000A5
-:0420380000000000A4
-:0420390000000000A3
-:04203A0000000000A2
-:04203B0000000000A1
-:04203C0000000000A0
-:04203D00000000009F
-:04203E00000000009E
-:04203F00000000009D
-:04204000000000009C
-:04204100000000009B
-:04204200000000009A
-:042043000000000099
-:042044000000000098
-:042045000000000097
-:042046000000000096
-:042047000000000095
-:042048000000000094
-:042049000000000093
-:04204A000000000092
-:04204B000000000091
-:04204C000000000090
-:04204D00000000008F
-:04204E00000000008E
-:04204F00000000008D
-:04205000000000008C
-:04205100000000008B
-:04205200000000008A
-:042053000000000089
-:042054000000000088
-:042055000000000087
-:042056000000000086
-:042057000000000085
-:042058000000000084
-:042059000000000083
-:04205A000000000082
-:04205B000000000081
-:04205C000000000080
-:04205D00000000007F
-:04205E00000000007E
-:04205F00000000007D
-:04206000000000007C
-:04206100000000007B
-:04206200000000007A
-:042063000000000079
-:042064000000000078
-:042065000000000077
-:042066000000000076
-:042067000000000075
-:042068000000000074
-:042069000000000073
-:04206A000000000072
-:04206B000000000071
-:04206C000000000070
-:04206D00000000006F
-:04206E00000000006E
-:04206F00000000006D
-:04207000000000006C
-:04207100000000006B
-:04207200000000006A
-:042073000000000069
-:042074000000000068
-:042075000000000067
-:042076000000000066
-:042077000000000065
-:042078000000000064
-:042079000000000063
-:04207A000000000062
-:04207B000000000061
-:04207C000000000060
-:04207D00000000005F
-:04207E00000000005E
-:04207F00000000005D
-:04208000000000005C
-:04208100000000005B
-:04208200000000005A
-:042083000000000059
-:042084000000000058
-:042085000000000057
-:042086000000000056
-:042087000000000055
-:042088000000000054
-:042089000000000053
-:04208A000000000052
-:04208B000000000051
-:04208C000000000050
-:04208D00000000004F
-:04208E00000000004E
-:04208F00000000004D
-:04209000000000004C
-:04209100000000004B
-:04209200000000004A
-:042093000000000049
-:042094000000000048
-:042095000000000047
-:042096000000000046
-:042097000000000045
-:042098000000000044
-:042099000000000043
-:04209A000000000042
-:04209B000000000041
-:04209C000000000040
-:04209D00000000003F
-:04209E00000000003E
-:04209F00000000003D
-:0420A000000000003C
-:0420A100000000003B
-:0420A200000000003A
-:0420A3000000000039
-:0420A4000000000038
-:0420A5000000000037
-:0420A6000000000036
-:0420A7000000000035
-:0420A8000000000034
-:0420A9000000000033
-:0420AA000000000032
-:0420AB000000000031
-:0420AC000000000030
-:0420AD00000000002F
-:0420AE00000000002E
-:0420AF00000000002D
-:0420B000000000002C
-:0420B100000000002B
-:0420B200000000002A
-:0420B3000000000029
-:0420B4000000000028
-:0420B5000000000027
-:0420B6000000000026
-:0420B7000000000025
-:0420B8000000000024
-:0420B9000000000023
-:0420BA000000000022
-:0420BB000000000021
-:0420BC000000000020
-:0420BD00000000001F
-:0420BE00000000001E
-:0420BF00000000001D
-:0420C000000000001C
-:0420C100000000001B
-:0420C200000000001A
-:0420C3000000000019
-:0420C4000000000018
-:0420C5000000000017
-:0420C6000000000016
-:0420C7000000000015
-:0420C8000000000014
-:0420C9000000000013
-:0420CA000000000012
-:0420CB000000000011
-:0420CC000000000010
-:0420CD00000000000F
-:0420CE00000000000E
-:0420CF00000000000D
-:0420D000000000000C
-:0420D100000000000B
-:0420D200000000000A
-:0420D3000000000009
-:0420D4000000000008
-:0420D5000000000007
-:0420D6000000000006
-:0420D7000000000005
-:0420D8000000000004
-:0420D9000000000003
-:0420DA000000000002
-:0420DB000000000001
-:0420DC000000000000
-:0420DD0000000000FF
-:0420DE0000000000FE
-:0420DF0000000000FD
-:0420E00000000000FC
-:0420E10000000000FB
-:0420E20000000000FA
-:0420E30000000000F9
-:0420E40000000000F8
-:0420E50000000000F7
-:0420E60000000000F6
-:0420E70000000000F5
-:0420E80000000000F4
-:0420E90000000000F3
-:0420EA0000000000F2
-:0420EB0000000000F1
-:0420EC0000000000F0
-:0420ED0000000000EF
-:0420EE0000000000EE
-:0420EF0000000000ED
-:0420F00000000000EC
-:0420F10000000000EB
-:0420F20000000000EA
-:0420F30000000000E9
-:0420F40000000000E8
-:0420F50000000000E7
-:0420F60000000000E6
-:0420F70000000000E5
-:0420F80000000000E4
-:0420F90000000000E3
-:0420FA0000000000E2
-:0420FB0000000000E1
-:0420FC0000000000E0
-:0420FD0000000000DF
-:0420FE0000000000DE
-:0420FF0000000000DD
-:0421000000000000DB
-:0421010000000000DA
-:0421020000000000D9
-:0421030000000000D8
-:0421040000000000D7
-:0421050000000000D6
-:0421060000000000D5
-:0421070000000000D4
-:0421080000000000D3
-:0421090000000000D2
-:04210A0000000000D1
-:04210B0000000000D0
-:04210C0000000000CF
-:04210D0000000000CE
-:04210E0000000000CD
-:04210F0000000000CC
-:0421100000000000CB
-:0421110000000000CA
-:0421120000000000C9
-:0421130000000000C8
-:0421140000000000C7
-:0421150000000000C6
-:0421160000000000C5
-:0421170000000000C4
-:0421180000000000C3
-:0421190000000000C2
-:04211A0000000000C1
-:04211B0000000000C0
-:04211C0000000000BF
-:04211D0000000000BE
-:04211E0000000000BD
-:04211F0000000000BC
-:0421200000000000BB
-:0421210000000000BA
-:0421220000000000B9
-:0421230000000000B8
-:0421240000000000B7
-:0421250000000000B6
-:0421260000000000B5
-:0421270000000000B4
-:0421280000000000B3
-:0421290000000000B2
-:04212A0000000000B1
-:04212B0000000000B0
-:04212C0000000000AF
-:04212D0000000000AE
-:04212E0000000000AD
-:04212F0000000000AC
-:0421300000000000AB
-:0421310000000000AA
-:0421320000000000A9
-:0421330000000000A8
-:0421340000000000A7
-:0421350000000000A6
-:0421360000000000A5
-:0421370000000000A4
-:0421380000000000A3
-:0421390000000000A2
-:04213A0000000000A1
-:04213B0000000000A0
-:04213C00000000009F
-:04213D00000000009E
-:04213E00000000009D
-:04213F00000000009C
-:04214000000000009B
-:04214100000000009A
-:042142000000000099
-:042143000000000098
-:042144000000000097
-:042145000000000096
-:042146000000000095
-:042147000000000094
-:042148000000000093
-:042149000000000092
-:04214A000000000091
-:04214B000000000090
-:04214C00000000008F
-:04214D00000000008E
-:04214E00000000008D
-:04214F00000000008C
-:04215000000000008B
-:04215100000000008A
-:042152000000000089
-:042153000000000088
-:042154000000000087
-:042155000000000086
-:042156000000000085
-:042157000000000084
-:042158000000000083
-:042159000000000082
-:04215A000000000081
-:04215B000000000080
-:04215C00000000007F
-:04215D00000000007E
-:04215E00000000007D
-:04215F00000000007C
-:04216000000000007B
-:04216100000000007A
-:042162000000000079
-:042163000000000078
-:042164000000000077
-:042165000000000076
-:042166000000000075
-:042167000000000074
-:042168000000000073
-:042169000000000072
-:04216A000000000071
-:04216B000000000070
-:04216C00000000006F
-:04216D00000000006E
-:04216E00000000006D
-:04216F00000000006C
-:04217000000000006B
-:04217100000000006A
-:042172000000000069
-:042173000000000068
-:042174000000000067
-:042175000000000066
-:042176000000000065
-:042177000000000064
-:042178000000000063
-:042179000000000062
-:04217A000000000061
-:04217B000000000060
-:04217C00000000005F
-:04217D00000000005E
-:04217E00000000005D
-:04217F00000000005C
-:04218000000000005B
-:04218100000000005A
-:042182000000000059
-:042183000000000058
-:042184000000000057
-:042185000000000056
-:042186000000000055
-:042187000000000054
-:042188000000000053
-:042189000000000052
-:04218A000000000051
-:04218B000000000050
-:04218C00000000004F
-:04218D00000000004E
-:04218E00000000004D
-:04218F00000000004C
-:04219000000000004B
-:04219100000000004A
-:042192000000000049
-:042193000000000048
-:042194000000000047
-:042195000000000046
-:042196000000000045
-:042197000000000044
-:042198000000000043
-:042199000000000042
-:04219A000000000041
-:04219B000000000040
-:04219C00000000003F
-:04219D00000000003E
-:04219E00000000003D
-:04219F00000000003C
-:0421A000000000003B
-:0421A100000000003A
-:0421A2000000000039
-:0421A3000000000038
-:0421A4000000000037
-:0421A5000000000036
-:0421A6000000000035
-:0421A7000000000034
-:0421A8000000000033
-:0421A9000000000032
-:0421AA000000000031
-:0421AB000000000030
-:0421AC00000000002F
-:0421AD00000000002E
-:0421AE00000000002D
-:0421AF00000000002C
-:0421B000000000002B
-:0421B100000000002A
-:0421B2000000000029
-:0421B3000000000028
-:0421B4000000000027
-:0421B5000000000026
-:0421B6000000000025
-:0421B7000000000024
-:0421B8000000000023
-:0421B9000000000022
-:0421BA000000000021
-:0421BB000000000020
-:0421BC00000000001F
-:0421BD00000000001E
-:0421BE00000000001D
-:0421BF00000000001C
-:0421C000000000001B
-:0421C100000000001A
-:0421C2000000000019
-:0421C3000000000018
-:0421C4000000000017
-:0421C5000000000016
-:0421C6000000000015
-:0421C7000000000014
-:0421C8000000000013
-:0421C9000000000012
-:0421CA000000000011
-:0421CB000000000010
-:0421CC00000000000F
-:0421CD00000000000E
-:0421CE00000000000D
-:0421CF00000000000C
-:0421D000000000000B
-:0421D100000000000A
-:0421D2000000000009
-:0421D3000000000008
-:0421D4000000000007
-:0421D5000000000006
-:0421D6000000000005
-:0421D7000000000004
-:0421D8000000000003
-:0421D9000000000002
-:0421DA000000000001
-:0421DB000000000000
-:0421DC0000000000FF
-:0421DD0000000000FE
-:0421DE0000000000FD
-:0421DF0000000000FC
-:0421E00000000000FB
-:0421E10000000000FA
-:0421E20000000000F9
-:0421E30000000000F8
-:0421E40000000000F7
-:0421E50000000000F6
-:0421E60000000000F5
-:0421E70000000000F4
-:0421E80000000000F3
-:0421E90000000000F2
-:0421EA0000000000F1
-:0421EB0000000000F0
-:0421EC0000000000EF
-:0421ED0000000000EE
-:0421EE0000000000ED
-:0421EF0000000000EC
-:0421F00000000000EB
-:0421F10000000000EA
-:0421F20000000000E9
-:0421F30000000000E8
-:0421F40000000000E7
-:0421F50000000000E6
-:0421F60000000000E5
-:0421F70000000000E4
-:0421F80000000000E3
-:0421F90000000000E2
-:0421FA0000000000E1
-:0421FB0000000000E0
-:0421FC0000000000DF
-:0421FD0000000000DE
-:0421FE0000000000DD
-:0421FF0000000000DC
-:0422000000000000DA
-:0422010000000000D9
-:0422020000000000D8
-:0422030000000000D7
-:0422040000000000D6
-:0422050000000000D5
-:0422060000000000D4
-:0422070000000000D3
-:0422080000000000D2
-:0422090000000000D1
-:04220A0000000000D0
-:04220B0000000000CF
-:04220C0000000000CE
-:04220D0000000000CD
-:04220E0000000000CC
-:04220F0000000000CB
-:0422100000000000CA
-:0422110000000000C9
-:0422120000000000C8
-:0422130000000000C7
-:0422140000000000C6
-:0422150000000000C5
-:0422160000000000C4
-:0422170000000000C3
-:0422180000000000C2
-:0422190000000000C1
-:04221A0000000000C0
-:04221B0000000000BF
-:04221C0000000000BE
-:04221D0000000000BD
-:04221E0000000000BC
-:04221F0000000000BB
-:0422200000000000BA
-:0422210000000000B9
-:0422220000000000B8
-:0422230000000000B7
-:0422240000000000B6
-:0422250000000000B5
-:0422260000000000B4
-:0422270000000000B3
-:0422280000000000B2
-:0422290000000000B1
-:04222A0000000000B0
-:04222B0000000000AF
-:04222C0000000000AE
-:04222D0000000000AD
-:04222E0000000000AC
-:04222F0000000000AB
-:0422300000000000AA
-:0422310000000000A9
-:0422320000000000A8
-:0422330000000000A7
-:0422340000000000A6
-:0422350000000000A5
-:0422360000000000A4
-:0422370000000000A3
-:0422380000000000A2
-:0422390000000000A1
-:04223A0000000000A0
-:04223B00000000009F
-:04223C00000000009E
-:04223D00000000009D
-:04223E00000000009C
-:04223F00000000009B
-:04224000000000009A
-:042241000000000099
-:042242000000000098
-:042243000000000097
-:042244000000000096
-:042245000000000095
-:042246000000000094
-:042247000000000093
-:042248000000000092
-:042249000000000091
-:04224A000000000090
-:04224B00000000008F
-:04224C00000000008E
-:04224D00000000008D
-:04224E00000000008C
-:04224F00000000008B
-:04225000000000008A
-:042251000000000089
-:042252000000000088
-:042253000000000087
-:042254000000000086
-:042255000000000085
-:042256000000000084
-:042257000000000083
-:042258000000000082
-:042259000000000081
-:04225A000000000080
-:04225B00000000007F
-:04225C00000000007E
-:04225D00000000007D
-:04225E00000000007C
-:04225F00000000007B
-:04226000000000007A
-:042261000000000079
-:042262000000000078
-:042263000000000077
-:042264000000000076
-:042265000000000075
-:042266000000000074
-:042267000000000073
-:042268000000000072
-:042269000000000071
-:04226A000000000070
-:04226B00000000006F
-:04226C00000000006E
-:04226D00000000006D
-:04226E00000000006C
-:04226F00000000006B
-:04227000000000006A
-:042271000000000069
-:042272000000000068
-:042273000000000067
-:042274000000000066
-:042275000000000065
-:042276000000000064
-:042277000000000063
-:042278000000000062
-:042279000000000061
-:04227A000000000060
-:04227B00000000005F
-:04227C00000000005E
-:04227D00000000005D
-:04227E00000000005C
-:04227F00000000005B
-:04228000000000005A
-:042281000000000059
-:042282000000000058
-:042283000000000057
-:042284000000000056
-:042285000000000055
-:042286000000000054
-:042287000000000053
-:042288000000000052
-:042289000000000051
-:04228A000000000050
-:04228B00000000004F
-:04228C00000000004E
-:04228D00000000004D
-:04228E00000000004C
-:04228F00000000004B
-:04229000000000004A
-:042291000000000049
-:042292000000000048
-:042293000000000047
-:042294000000000046
-:042295000000000045
-:042296000000000044
-:042297000000000043
-:042298000000000042
-:042299000000000041
-:04229A000000000040
-:04229B00000000003F
-:04229C00000000003E
-:04229D00000000003D
-:04229E00000000003C
-:04229F00000000003B
-:0422A000000000003A
-:0422A1000000000039
-:0422A2000000000038
-:0422A3000000000037
-:0422A4000000000036
-:0422A5000000000035
-:0422A6000000000034
-:0422A7000000000033
-:0422A8000000000032
-:0422A9000000000031
-:0422AA000000000030
-:0422AB00000000002F
-:0422AC00000000002E
-:0422AD00000000002D
-:0422AE00000000002C
-:0422AF00000000002B
-:0422B000000000002A
-:0422B1000000000029
-:0422B2000000000028
-:0422B3000000000027
-:0422B4000000000026
-:0422B5000000000025
-:0422B6000000000024
-:0422B7000000000023
-:0422B8000000000022
-:0422B9000000000021
-:0422BA000000000020
-:0422BB00000000001F
-:0422BC00000000001E
-:0422BD00000000001D
-:0422BE00000000001C
-:0422BF00000000001B
-:0422C000000000001A
-:0422C1000000000019
-:0422C2000000000018
-:0422C3000000000017
-:0422C4000000000016
-:0422C5000000000015
-:0422C6000000000014
-:0422C7000000000013
-:0422C8000000000012
-:0422C9000000000011
-:0422CA000000000010
-:0422CB00000000000F
-:0422CC00000000000E
-:0422CD00000000000D
-:0422CE00000000000C
-:0422CF00000000000B
-:0422D000000000000A
-:0422D1000000000009
-:0422D2000000000008
-:0422D3000000000007
-:0422D4000000000006
-:0422D5000000000005
-:0422D6000000000004
-:0422D7000000000003
-:0422D8000000000002
-:0422D9000000000001
-:0422DA000000000000
-:0422DB0000000000FF
-:0422DC0000000000FE
-:0422DD0000000000FD
-:0422DE0000000000FC
-:0422DF0000000000FB
-:0422E00000000000FA
-:0422E10000000000F9
-:0422E20000000000F8
-:0422E30000000000F7
-:0422E40000000000F6
-:0422E50000000000F5
-:0422E60000000000F4
-:0422E70000000000F3
-:0422E80000000000F2
-:0422E90000000000F1
-:0422EA0000000000F0
-:0422EB0000000000EF
-:0422EC0000000000EE
-:0422ED0000000000ED
-:0422EE0000000000EC
-:0422EF0000000000EB
-:0422F00000000000EA
-:0422F10000000000E9
-:0422F20000000000E8
-:0422F30000000000E7
-:0422F40000000000E6
-:0422F50000000000E5
-:0422F60000000000E4
-:0422F70000000000E3
-:0422F80000000000E2
-:0422F90000000000E1
-:0422FA0000000000E0
-:0422FB0000000000DF
-:0422FC0000000000DE
-:0422FD0000000000DD
-:0422FE0000000000DC
-:0422FF0000000000DB
-:0423000000000000D9
-:0423010000000000D8
-:0423020000000000D7
-:0423030000000000D6
-:0423040000000000D5
-:0423050000000000D4
-:0423060000000000D3
-:0423070000000000D2
-:0423080000000000D1
-:0423090000000000D0
-:04230A0000000000CF
-:04230B0000000000CE
-:04230C0000000000CD
-:04230D0000000000CC
-:04230E0000000000CB
-:04230F0000000000CA
-:0423100000000000C9
-:0423110000000000C8
-:0423120000000000C7
-:0423130000000000C6
-:0423140000000000C5
-:0423150000000000C4
-:0423160000000000C3
-:0423170000000000C2
-:0423180000000000C1
-:0423190000000000C0
-:04231A0000000000BF
-:04231B0000000000BE
-:04231C0000000000BD
-:04231D0000000000BC
-:04231E0000000000BB
-:04231F0000000000BA
-:0423200000000000B9
-:0423210000000000B8
-:0423220000000000B7
-:0423230000000000B6
-:0423240000000000B5
-:0423250000000000B4
-:0423260000000000B3
-:0423270000000000B2
-:0423280000000000B1
-:0423290000000000B0
-:04232A0000000000AF
-:04232B0000000000AE
-:04232C0000000000AD
-:04232D0000000000AC
-:04232E0000000000AB
-:04232F0000000000AA
-:0423300000000000A9
-:0423310000000000A8
-:0423320000000000A7
-:0423330000000000A6
-:0423340000000000A5
-:0423350000000000A4
-:0423360000000000A3
-:0423370000000000A2
-:0423380000000000A1
-:0423390000000000A0
-:04233A00000000009F
-:04233B00000000009E
-:04233C00000000009D
-:04233D00000000009C
-:04233E00000000009B
-:04233F00000000009A
-:042340000000000099
-:042341000000000098
-:042342000000000097
-:042343000000000096
-:042344000000000095
-:042345000000000094
-:042346000000000093
-:042347000000000092
-:042348000000000091
-:042349000000000090
-:04234A00000000008F
-:04234B00000000008E
-:04234C00000000008D
-:04234D00000000008C
-:04234E00000000008B
-:04234F00000000008A
-:042350000000000089
-:042351000000000088
-:042352000000000087
-:042353000000000086
-:042354000000000085
-:042355000000000084
-:042356000000000083
-:042357000000000082
-:042358000000000081
-:042359000000000080
-:04235A00000000007F
-:04235B00000000007E
-:04235C00000000007D
-:04235D00000000007C
-:04235E00000000007B
-:04235F00000000007A
-:042360000000000079
-:042361000000000078
-:042362000000000077
-:042363000000000076
-:042364000000000075
-:042365000000000074
-:042366000000000073
-:042367000000000072
-:042368000000000071
-:042369000000000070
-:04236A00000000006F
-:04236B00000000006E
-:04236C00000000006D
-:04236D00000000006C
-:04236E00000000006B
-:04236F00000000006A
-:042370000000000069
-:042371000000000068
-:042372000000000067
-:042373000000000066
-:042374000000000065
-:042375000000000064
-:042376000000000063
-:042377000000000062
-:042378000000000061
-:042379000000000060
-:04237A00000000005F
-:04237B00000000005E
-:04237C00000000005D
-:04237D00000000005C
-:04237E00000000005B
-:04237F00000000005A
-:042380000000000059
-:042381000000000058
-:042382000000000057
-:042383000000000056
-:042384000000000055
-:042385000000000054
-:042386000000000053
-:042387000000000052
-:042388000000000051
-:042389000000000050
-:04238A00000000004F
-:04238B00000000004E
-:04238C00000000004D
-:04238D00000000004C
-:04238E00000000004B
-:04238F00000000004A
-:042390000000000049
-:042391000000000048
-:042392000000000047
-:042393000000000046
-:042394000000000045
-:042395000000000044
-:042396000000000043
-:042397000000000042
-:042398000000000041
-:042399000000000040
-:04239A00000000003F
-:04239B00000000003E
-:04239C00000000003D
-:04239D00000000003C
-:04239E00000000003B
-:04239F00000000003A
-:0423A0000000000039
-:0423A1000000000038
-:0423A2000000000037
-:0423A3000000000036
-:0423A4000000000035
-:0423A5000000000034
-:0423A6000000000033
-:0423A7000000000032
-:0423A8000000000031
-:0423A9000000000030
-:0423AA00000000002F
-:0423AB00000000002E
-:0423AC00000000002D
-:0423AD00000000002C
-:0423AE00000000002B
-:0423AF00000000002A
-:0423B0000000000029
-:0423B1000000000028
-:0423B2000000000027
-:0423B3000000000026
-:0423B4000000000025
-:0423B5000000000024
-:0423B6000000000023
-:0423B7000000000022
-:0423B8000000000021
-:0423B9000000000020
-:0423BA00000000001F
-:0423BB00000000001E
-:0423BC00000000001D
-:0423BD00000000001C
-:0423BE00000000001B
-:0423BF00000000001A
-:0423C0000000000019
-:0423C1000000000018
-:0423C2000000000017
-:0423C3000000000016
-:0423C4000000000015
-:0423C5000000000014
-:0423C6000000000013
-:0423C7000000000012
-:0423C8000000000011
-:0423C9000000000010
-:0423CA00000000000F
-:0423CB00000000000E
-:0423CC00000000000D
-:0423CD00000000000C
-:0423CE00000000000B
-:0423CF00000000000A
-:0423D0000000000009
-:0423D1000000000008
-:0423D2000000000007
-:0423D3000000000006
-:0423D4000000000005
-:0423D5000000000004
-:0423D6000000000003
-:0423D7000000000002
-:0423D8000000000001
-:0423D9000000000000
-:0423DA0000000000FF
-:0423DB0000000000FE
-:0423DC0000000000FD
-:0423DD0000000000FC
-:0423DE0000000000FB
-:0423DF0000000000FA
-:0423E00000000000F9
-:0423E10000000000F8
-:0423E20000000000F7
-:0423E30000000000F6
-:0423E40000000000F5
-:0423E50000000000F4
-:0423E60000000000F3
-:0423E70000000000F2
-:0423E80000000000F1
-:0423E90000000000F0
-:0423EA0000000000EF
-:0423EB0000000000EE
-:0423EC0000000000ED
-:0423ED0000000000EC
-:0423EE0000000000EB
-:0423EF0000000000EA
-:0423F00000000000E9
-:0423F10000000000E8
-:0423F20000000000E7
-:0423F30000000000E6
-:0423F40000000000E5
-:0423F50000000000E4
-:0423F60000000000E3
-:0423F70000000000E2
-:0423F80000000000E1
-:0423F90000000000E0
-:0423FA0000000000DF
-:0423FB0000000000DE
-:0423FC0000000000DD
-:0423FD0000000000DC
-:0423FE0000000000DB
-:0423FF0000000000DA
-:0424000000000000D8
-:0424010000000000D7
-:0424020000000000D6
-:0424030000000000D5
-:0424040000000000D4
-:0424050000000000D3
-:0424060000000000D2
-:0424070000000000D1
-:0424080000000000D0
-:0424090000000000CF
-:04240A0000000000CE
-:04240B0000000000CD
-:04240C0000000000CC
-:04240D0000000000CB
-:04240E0000000000CA
-:04240F0000000000C9
-:0424100000000000C8
-:0424110000000000C7
-:0424120000000000C6
-:0424130000000000C5
-:0424140000000000C4
-:0424150000000000C3
-:0424160000000000C2
-:0424170000000000C1
-:0424180000000000C0
-:0424190000000000BF
-:04241A0000000000BE
-:04241B0000000000BD
-:04241C0000000000BC
-:04241D0000000000BB
-:04241E0000000000BA
-:04241F0000000000B9
-:0424200000000000B8
-:0424210000000000B7
-:0424220000000000B6
-:0424230000000000B5
-:0424240000000000B4
-:0424250000000000B3
-:0424260000000000B2
-:0424270000000000B1
-:0424280000000000B0
-:0424290000000000AF
-:04242A0000000000AE
-:04242B0000000000AD
-:04242C0000000000AC
-:04242D0000000000AB
-:04242E0000000000AA
-:04242F0000000000A9
-:0424300000000000A8
-:0424310000000000A7
-:0424320000000000A6
-:0424330000000000A5
-:0424340000000000A4
-:0424350000000000A3
-:0424360000000000A2
-:0424370000000000A1
-:0424380000000000A0
-:04243900000000009F
-:04243A00000000009E
-:04243B00000000009D
-:04243C00000000009C
-:04243D00000000009B
-:04243E00000000009A
-:04243F000000000099
-:042440000000000098
-:042441000000000097
-:042442000000000096
-:042443000000000095
-:042444000000000094
-:042445000000000093
-:042446000000000092
-:042447000000000091
-:042448000000000090
-:04244900000000008F
-:04244A00000000008E
-:04244B00000000008D
-:04244C00000000008C
-:04244D00000000008B
-:04244E00000000008A
-:04244F000000000089
-:042450000000000088
-:042451000000000087
-:042452000000000086
-:042453000000000085
-:042454000000000084
-:042455000000000083
-:042456000000000082
-:042457000000000081
-:042458000000000080
-:04245900000000007F
-:04245A00000000007E
-:04245B00000000007D
-:04245C00000000007C
-:04245D00000000007B
-:04245E00000000007A
-:04245F000000000079
-:042460000000000078
-:042461000000000077
-:042462000000000076
-:042463000000000075
-:042464000000000074
-:042465000000000073
-:042466000000000072
-:042467000000000071
-:042468000000000070
-:04246900000000006F
-:04246A00000000006E
-:04246B00000000006D
-:04246C00000000006C
-:04246D00000000006B
-:04246E00000000006A
-:04246F000000000069
-:042470000000000068
-:042471000000000067
-:042472000000000066
-:042473000000000065
-:042474000000000064
-:042475000000000063
-:042476000000000062
-:042477000000000061
-:042478000000000060
-:04247900000000005F
-:04247A00000000005E
-:04247B00000000005D
-:04247C00000000005C
-:04247D00000000005B
-:04247E00000000005A
-:04247F000000000059
-:042480000000000058
-:042481000000000057
-:042482000000000056
-:042483000000000055
-:042484000000000054
-:042485000000000053
-:042486000000000052
-:042487000000000051
-:042488000000000050
-:04248900000000004F
-:04248A00000000004E
-:04248B00000000004D
-:04248C00000000004C
-:04248D00000000004B
-:04248E00000000004A
-:04248F000000000049
-:042490000000000048
-:042491000000000047
-:042492000000000046
-:042493000000000045
-:042494000000000044
-:042495000000000043
-:042496000000000042
-:042497000000000041
-:042498000000000040
-:04249900000000003F
-:04249A00000000003E
-:04249B00000000003D
-:04249C00000000003C
-:04249D00000000003B
-:04249E00000000003A
-:04249F000000000039
-:0424A0000000000038
-:0424A1000000000037
-:0424A2000000000036
-:0424A3000000000035
-:0424A4000000000034
-:0424A5000000000033
-:0424A6000000000032
-:0424A7000000000031
-:0424A8000000000030
-:0424A900000000002F
-:0424AA00000000002E
-:0424AB00000000002D
-:0424AC00000000002C
-:0424AD00000000002B
-:0424AE00000000002A
-:0424AF000000000029
-:0424B0000000000028
-:0424B1000000000027
-:0424B2000000000026
-:0424B3000000000025
-:0424B4000000000024
-:0424B5000000000023
-:0424B6000000000022
-:0424B7000000000021
-:0424B8000000000020
-:0424B900000000001F
-:0424BA00000000001E
-:0424BB00000000001D
-:0424BC00000000001C
-:0424BD00000000001B
-:0424BE00000000001A
-:0424BF000000000019
-:0424C0000000000018
-:0424C1000000000017
-:0424C2000000000016
-:0424C3000000000015
-:0424C4000000000014
-:0424C5000000000013
-:0424C6000000000012
-:0424C7000000000011
-:0424C8000000000010
-:0424C900000000000F
-:0424CA00000000000E
-:0424CB00000000000D
-:0424CC00000000000C
-:0424CD00000000000B
-:0424CE00000000000A
-:0424CF000000000009
-:0424D0000000000008
-:0424D1000000000007
-:0424D2000000000006
-:0424D3000000000005
-:0424D4000000000004
-:0424D5000000000003
-:0424D6000000000002
-:0424D7000000000001
-:0424D8000000000000
-:0424D90000000000FF
-:0424DA0000000000FE
-:0424DB0000000000FD
-:0424DC0000000000FC
-:0424DD0000000000FB
-:0424DE0000000000FA
-:0424DF0000000000F9
-:0424E00000000000F8
-:0424E10000000000F7
-:0424E20000000000F6
-:0424E30000000000F5
-:0424E40000000000F4
-:0424E50000000000F3
-:0424E60000000000F2
-:0424E70000000000F1
-:0424E80000000000F0
-:0424E90000000000EF
-:0424EA0000000000EE
-:0424EB0000000000ED
-:0424EC0000000000EC
-:0424ED0000000000EB
-:0424EE0000000000EA
-:0424EF0000000000E9
-:0424F00000000000E8
-:0424F10000000000E7
-:0424F20000000000E6
-:0424F30000000000E5
-:0424F40000000000E4
-:0424F50000000000E3
-:0424F60000000000E2
-:0424F70000000000E1
-:0424F80000000000E0
-:0424F90000000000DF
-:0424FA0000000000DE
-:0424FB0000000000DD
-:0424FC0000000000DC
-:0424FD0000000000DB
-:0424FE0000000000DA
-:0424FF0000000000D9
-:0425000000000000D7
-:0425010000000000D6
-:0425020000000000D5
-:0425030000000000D4
-:0425040000000000D3
-:0425050000000000D2
-:0425060000000000D1
-:0425070000000000D0
-:0425080000000000CF
-:0425090000000000CE
-:04250A0000000000CD
-:04250B0000000000CC
-:04250C0000000000CB
-:04250D0000000000CA
-:04250E0000000000C9
-:04250F0000000000C8
-:0425100000000000C7
-:0425110000000000C6
-:0425120000000000C5
-:0425130000000000C4
-:0425140000000000C3
-:0425150000000000C2
-:0425160000000000C1
-:0425170000000000C0
-:0425180000000000BF
-:0425190000000000BE
-:04251A0000000000BD
-:04251B0000000000BC
-:04251C0000000000BB
-:04251D0000000000BA
-:04251E0000000000B9
-:04251F0000000000B8
-:0425200000000000B7
-:0425210000000000B6
-:0425220000000000B5
-:0425230000000000B4
-:0425240000000000B3
-:0425250000000000B2
-:0425260000000000B1
-:0425270000000000B0
-:0425280000000000AF
-:0425290000000000AE
-:04252A0000000000AD
-:04252B0000000000AC
-:04252C0000000000AB
-:04252D0000000000AA
-:04252E0000000000A9
-:04252F0000000000A8
-:0425300000000000A7
-:0425310000000000A6
-:0425320000000000A5
-:0425330000000000A4
-:0425340000000000A3
-:0425350000000000A2
-:0425360000000000A1
-:0425370000000000A0
-:04253800000000009F
-:04253900000000009E
-:04253A00000000009D
-:04253B00000000009C
-:04253C00000000009B
-:04253D00000000009A
-:04253E000000000099
-:04253F000000000098
-:042540000000000097
-:042541000000000096
-:042542000000000095
-:042543000000000094
-:042544000000000093
-:042545000000000092
-:042546000000000091
-:042547000000000090
-:04254800000000008F
-:04254900000000008E
-:04254A00000000008D
-:04254B00000000008C
-:04254C00000000008B
-:04254D00000000008A
-:04254E000000000089
-:04254F000000000088
-:042550000000000087
-:042551000000000086
-:042552000000000085
-:042553000000000084
-:042554000000000083
-:042555000000000082
-:042556000000000081
-:042557000000000080
-:04255800000000007F
-:04255900000000007E
-:04255A00000000007D
-:04255B00000000007C
-:04255C00000000007B
-:04255D00000000007A
-:04255E000000000079
-:04255F000000000078
-:042560000000000077
-:042561000000000076
-:042562000000000075
-:042563000000000074
-:042564000000000073
-:042565000000000072
-:042566000000000071
-:042567000000000070
-:04256800000000006F
-:04256900000000006E
-:04256A00000000006D
-:04256B00000000006C
-:04256C00000000006B
-:04256D00000000006A
-:04256E000000000069
-:04256F000000000068
-:042570000000000067
-:042571000000000066
-:042572000000000065
-:042573000000000064
-:042574000000000063
-:042575000000000062
-:042576000000000061
-:042577000000000060
-:04257800000000005F
-:04257900000000005E
-:04257A00000000005D
-:04257B00000000005C
-:04257C00000000005B
-:04257D00000000005A
-:04257E000000000059
-:04257F000000000058
-:042580000000000057
-:042581000000000056
-:042582000000000055
-:042583000000000054
-:042584000000000053
-:042585000000000052
-:042586000000000051
-:042587000000000050
-:04258800000000004F
-:04258900000000004E
-:04258A00000000004D
-:04258B00000000004C
-:04258C00000000004B
-:04258D00000000004A
-:04258E000000000049
-:04258F000000000048
-:042590000000000047
-:042591000000000046
-:042592000000000045
-:042593000000000044
-:042594000000000043
-:042595000000000042
-:042596000000000041
-:042597000000000040
-:04259800000000003F
-:04259900000000003E
-:04259A00000000003D
-:04259B00000000003C
-:04259C00000000003B
-:04259D00000000003A
-:04259E000000000039
-:04259F000000000038
-:0425A0000000000037
-:0425A1000000000036
-:0425A2000000000035
-:0425A3000000000034
-:0425A4000000000033
-:0425A5000000000032
-:0425A6000000000031
-:0425A7000000000030
-:0425A800000000002F
-:0425A900000000002E
-:0425AA00000000002D
-:0425AB00000000002C
-:0425AC00000000002B
-:0425AD00000000002A
-:0425AE000000000029
-:0425AF000000000028
-:0425B0000000000027
-:0425B1000000000026
-:0425B2000000000025
-:0425B3000000000024
-:0425B4000000000023
-:0425B5000000000022
-:0425B6000000000021
-:0425B7000000000020
-:0425B800000000001F
-:0425B900000000001E
-:0425BA00000000001D
-:0425BB00000000001C
-:0425BC00000000001B
-:0425BD00000000001A
-:0425BE000000000019
-:0425BF000000000018
-:0425C0000000000017
-:0425C1000000000016
-:0425C2000000000015
-:0425C3000000000014
-:0425C4000000000013
-:0425C5000000000012
-:0425C6000000000011
-:0425C7000000000010
-:0425C800000000000F
-:0425C900000000000E
-:0425CA00000000000D
-:0425CB00000000000C
-:0425CC00000000000B
-:0425CD00000000000A
-:0425CE000000000009
-:0425CF000000000008
-:0425D0000000000007
-:0425D1000000000006
-:0425D2000000000005
-:0425D3000000000004
-:0425D4000000000003
-:0425D5000000000002
-:0425D6000000000001
-:0425D7000000000000
-:0425D80000000000FF
-:0425D90000000000FE
-:0425DA0000000000FD
-:0425DB0000000000FC
-:0425DC0000000000FB
-:0425DD0000000000FA
-:0425DE0000000000F9
-:0425DF0000000000F8
-:0425E00000000000F7
-:0425E10000000000F6
-:0425E20000000000F5
-:0425E30000000000F4
-:0425E40000000000F3
-:0425E50000000000F2
-:0425E60000000000F1
-:0425E70000000000F0
-:0425E80000000000EF
-:0425E90000000000EE
-:0425EA0000000000ED
-:0425EB0000000000EC
-:0425EC0000000000EB
-:0425ED0000000000EA
-:0425EE0000000000E9
-:0425EF0000000000E8
-:0425F00000000000E7
-:0425F10000000000E6
-:0425F20000000000E5
-:0425F30000000000E4
-:0425F40000000000E3
-:0425F50000000000E2
-:0425F60000000000E1
-:0425F70000000000E0
-:0425F80000000000DF
-:0425F90000000000DE
-:0425FA0000000000DD
-:0425FB0000000000DC
-:0425FC0000000000DB
-:0425FD0000000000DA
-:0425FE0000000000D9
-:0425FF0000000000D8
-:0426000000000000D6
-:0426010000000000D5
-:0426020000000000D4
-:0426030000000000D3
-:0426040000000000D2
-:0426050000000000D1
-:0426060000000000D0
-:0426070000000000CF
-:0426080000000000CE
-:0426090000000000CD
-:04260A0000000000CC
-:04260B0000000000CB
-:04260C0000000000CA
-:04260D0000000000C9
-:04260E0000000000C8
-:04260F0000000000C7
-:0426100000000000C6
-:0426110000000000C5
-:0426120000000000C4
-:0426130000000000C3
-:0426140000000000C2
-:0426150000000000C1
-:0426160000000000C0
-:0426170000000000BF
-:0426180000000000BE
-:0426190000000000BD
-:04261A0000000000BC
-:04261B0000000000BB
-:04261C0000000000BA
-:04261D0000000000B9
-:04261E0000000000B8
-:04261F0000000000B7
-:0426200000000000B6
-:0426210000000000B5
-:0426220000000000B4
-:0426230000000000B3
-:0426240000000000B2
-:0426250000000000B1
-:0426260000000000B0
-:0426270000000000AF
-:0426280000000000AE
-:0426290000000000AD
-:04262A0000000000AC
-:04262B0000000000AB
-:04262C0000000000AA
-:04262D0000000000A9
-:04262E0000000000A8
-:04262F0000000000A7
-:0426300000000000A6
-:0426310000000000A5
-:0426320000000000A4
-:0426330000000000A3
-:0426340000000000A2
-:0426350000000000A1
-:0426360000000000A0
-:04263700000000009F
-:04263800000000009E
-:04263900000000009D
-:04263A00000000009C
-:04263B00000000009B
-:04263C00000000009A
-:04263D000000000099
-:04263E000000000098
-:04263F000000000097
-:042640000000000096
-:042641000000000095
-:042642000000000094
-:042643000000000093
-:042644000000000092
-:042645000000000091
-:042646000000000090
-:04264700000000008F
-:04264800000000008E
-:04264900000000008D
-:04264A00000000008C
-:04264B00000000008B
-:04264C00000000008A
-:04264D000000000089
-:04264E000000000088
-:04264F000000000087
-:042650000000000086
-:042651000000000085
-:042652000000000084
-:042653000000000083
-:042654000000000082
-:042655000000000081
-:042656000000000080
-:04265700000000007F
-:04265800000000007E
-:04265900000000007D
-:04265A00000000007C
-:04265B00000000007B
-:04265C00000000007A
-:04265D000000000079
-:04265E000000000078
-:04265F000000000077
-:042660000000000076
-:042661000000000075
-:042662000000000074
-:042663000000000073
-:042664000000000072
-:042665000000000071
-:042666000000000070
-:04266700000000006F
-:04266800000000006E
-:04266900000000006D
-:04266A00000000006C
-:04266B00000000006B
-:04266C00000000006A
-:04266D000000000069
-:04266E000000000068
-:04266F000000000067
-:042670000000000066
-:042671000000000065
-:042672000000000064
-:042673000000000063
-:042674000000000062
-:042675000000000061
-:042676000000000060
-:04267700000000005F
-:04267800000000005E
-:04267900000000005D
-:04267A00000000005C
-:04267B00000000005B
-:04267C00000000005A
-:04267D000000000059
-:04267E000000000058
-:04267F000000000057
-:042680000000000056
-:042681000000000055
-:042682000000000054
-:042683000000000053
-:042684000000000052
-:042685000000000051
-:042686000000000050
-:04268700000000004F
-:04268800000000004E
-:04268900000000004D
-:04268A00000000004C
-:04268B00000000004B
-:04268C00000000004A
-:04268D000000000049
-:04268E000000000048
-:04268F000000000047
-:042690000000000046
-:042691000000000045
-:042692000000000044
-:042693000000000043
-:042694000000000042
-:042695000000000041
-:042696000000000040
-:04269700000000003F
-:04269800000000003E
-:04269900000000003D
-:04269A00000000003C
-:04269B00000000003B
-:04269C00000000003A
-:04269D000000000039
-:04269E000000000038
-:04269F000000000037
-:0426A0000000000036
-:0426A1000000000035
-:0426A2000000000034
-:0426A3000000000033
-:0426A4000000000032
-:0426A5000000000031
-:0426A6000000000030
-:0426A700000000002F
-:0426A800000000002E
-:0426A900000000002D
-:0426AA00000000002C
-:0426AB00000000002B
-:0426AC00000000002A
-:0426AD000000000029
-:0426AE000000000028
-:0426AF000000000027
-:0426B0000000000026
-:0426B1000000000025
-:0426B2000000000024
-:0426B3000000000023
-:0426B4000000000022
-:0426B5000000000021
-:0426B6000000000020
-:0426B700000000001F
-:0426B800000000001E
-:0426B900000000001D
-:0426BA00000000001C
-:0426BB00000000001B
-:0426BC00000000001A
-:0426BD000000000019
-:0426BE000000000018
-:0426BF000000000017
-:0426C0000000000016
-:0426C1000000000015
-:0426C2000000000014
-:0426C3000000000013
-:0426C4000000000012
-:0426C5000000000011
-:0426C6000000000010
-:0426C700000000000F
-:0426C800000000000E
-:0426C900000000000D
-:0426CA00000000000C
-:0426CB00000000000B
-:0426CC00000000000A
-:0426CD000000000009
-:0426CE000000000008
-:0426CF000000000007
-:0426D0000000000006
-:0426D1000000000005
-:0426D2000000000004
-:0426D3000000000003
-:0426D4000000000002
-:0426D5000000000001
-:0426D6000000000000
-:0426D70000000000FF
-:0426D80000000000FE
-:0426D90000000000FD
-:0426DA0000000000FC
-:0426DB0000000000FB
-:0426DC0000000000FA
-:0426DD0000000000F9
-:0426DE0000000000F8
-:0426DF0000000000F7
-:0426E00000000000F6
-:0426E10000000000F5
-:0426E20000000000F4
-:0426E30000000000F3
-:0426E40000000000F2
-:0426E50000000000F1
-:0426E60000000000F0
-:0426E70000000000EF
-:0426E80000000000EE
-:0426E90000000000ED
-:0426EA0000000000EC
-:0426EB0000000000EB
-:0426EC0000000000EA
-:0426ED0000000000E9
-:0426EE0000000000E8
-:0426EF0000000000E7
-:0426F00000000000E6
-:0426F10000000000E5
-:0426F20000000000E4
-:0426F30000000000E3
-:0426F40000000000E2
-:0426F50000000000E1
-:0426F60000000000E0
-:0426F70000000000DF
-:0426F80000000000DE
-:0426F90000000000DD
-:0426FA0000000000DC
-:0426FB0000000000DB
-:0426FC0000000000DA
-:0426FD0000000000D9
-:0426FE0000000000D8
-:0426FF0000000000D7
-:0427000000000000D5
-:0427010000000000D4
-:0427020000000000D3
-:0427030000000000D2
-:0427040000000000D1
-:0427050000000000D0
-:0427060000000000CF
-:0427070000000000CE
-:0427080000000000CD
-:0427090000000000CC
-:04270A0000000000CB
-:04270B0000000000CA
-:04270C0000000000C9
-:04270D0000000000C8
-:04270E0000000000C7
-:04270F0000000000C6
-:0427100000000000C5
-:0427110000000000C4
-:0427120000000000C3
-:0427130000000000C2
-:0427140000000000C1
-:0427150000000000C0
-:0427160000000000BF
-:0427170000000000BE
-:0427180000000000BD
-:0427190000000000BC
-:04271A0000000000BB
-:04271B0000000000BA
-:04271C0000000000B9
-:04271D0000000000B8
-:04271E0000000000B7
-:04271F0000000000B6
-:0427200000000000B5
-:0427210000000000B4
-:0427220000000000B3
-:0427230000000000B2
-:0427240000000000B1
-:0427250000000000B0
-:0427260000000000AF
-:0427270000000000AE
-:0427280000000000AD
-:0427290000000000AC
-:04272A0000000000AB
-:04272B0000000000AA
-:04272C0000000000A9
-:04272D0000000000A8
-:04272E0000000000A7
-:04272F0000000000A6
-:0427300000000000A5
-:0427310000000000A4
-:0427320000000000A3
-:0427330000000000A2
-:0427340000000000A1
-:0427350000000000A0
-:04273600000000009F
-:04273700000000009E
-:04273800000000009D
-:04273900000000009C
-:04273A00000000009B
-:04273B00000000009A
-:04273C000000000099
-:04273D000000000098
-:04273E000000000097
-:04273F000000000096
-:042740000000000095
-:042741000000000094
-:042742000000000093
-:042743000000000092
-:042744000000000091
-:042745000000000090
-:04274600000000008F
-:04274700000000008E
-:04274800000000008D
-:04274900000000008C
-:04274A00000000008B
-:04274B00000000008A
-:04274C000000000089
-:04274D000000000088
-:04274E000000000087
-:04274F000000000086
-:042750000000000085
-:042751000000000084
-:042752000000000083
-:042753000000000082
-:042754000000000081
-:042755000000000080
-:04275600000000007F
-:04275700000000007E
-:04275800000000007D
-:04275900000000007C
-:04275A00000000007B
-:04275B00000000007A
-:04275C000000000079
-:04275D000000000078
-:04275E000000000077
-:04275F000000000076
-:042760000000000075
-:042761000000000074
-:042762000000000073
-:042763000000000072
-:042764000000000071
-:042765000000000070
-:04276600000000006F
-:04276700000000006E
-:04276800000000006D
-:04276900000000006C
-:04276A00000000006B
-:04276B00000000006A
-:04276C000000000069
-:04276D000000000068
-:04276E000000000067
-:04276F000000000066
-:042770000000000065
-:042771000000000064
-:042772000000000063
-:042773000000000062
-:042774000000000061
-:042775000000000060
-:04277600000000005F
-:04277700000000005E
-:04277800000000005D
-:04277900000000005C
-:04277A00000000005B
-:04277B00000000005A
-:04277C000000000059
-:04277D000000000058
-:04277E000000000057
-:04277F000000000056
-:042780000000000055
-:042781000000000054
-:042782000000000053
-:042783000000000052
-:042784000000000051
-:042785000000000050
-:04278600000000004F
-:04278700000000004E
-:04278800000000004D
-:04278900000000004C
-:04278A00000000004B
-:04278B00000000004A
-:04278C000000000049
-:04278D000000000048
-:04278E000000000047
-:04278F000000000046
-:042790000000000045
-:042791000000000044
-:042792000000000043
-:042793000000000042
-:042794000000000041
-:042795000000000040
-:04279600000000003F
-:04279700000000003E
-:04279800000000003D
-:04279900000000003C
-:04279A00000000003B
-:04279B00000000003A
-:04279C000000000039
-:04279D000000000038
-:04279E000000000037
-:04279F000000000036
-:0427A0000000000035
-:0427A1000000000034
-:0427A2000000000033
-:0427A3000000000032
-:0427A4000000000031
-:0427A5000000000030
-:0427A600000000002F
-:0427A700000000002E
-:0427A800000000002D
-:0427A900000000002C
-:0427AA00000000002B
-:0427AB00000000002A
-:0427AC000000000029
-:0427AD000000000028
-:0427AE000000000027
-:0427AF000000000026
-:0427B0000000000025
-:0427B1000000000024
-:0427B2000000000023
-:0427B3000000000022
-:0427B4000000000021
-:0427B5000000000020
-:0427B600000000001F
-:0427B700000000001E
-:0427B800000000001D
-:0427B900000000001C
-:0427BA00000000001B
-:0427BB00000000001A
-:0427BC000000000019
-:0427BD000000000018
-:0427BE000000000017
-:0427BF000000000016
-:0427C0000000000015
-:0427C1000000000014
-:0427C2000000000013
-:0427C3000000000012
-:0427C4000000000011
-:0427C5000000000010
-:0427C600000000000F
-:0427C700000000000E
-:0427C800000000000D
-:0427C900000000000C
-:0427CA00000000000B
-:0427CB00000000000A
-:0427CC000000000009
-:0427CD000000000008
-:0427CE000000000007
-:0427CF000000000006
-:0427D0000000000005
-:0427D1000000000004
-:0427D2000000000003
-:0427D3000000000002
-:0427D4000000000001
-:0427D5000000000000
-:0427D60000000000FF
-:0427D70000000000FE
-:0427D80000000000FD
-:0427D90000000000FC
-:0427DA0000000000FB
-:0427DB0000000000FA
-:0427DC0000000000F9
-:0427DD0000000000F8
-:0427DE0000000000F7
-:0427DF0000000000F6
-:0427E00000000000F5
-:0427E10000000000F4
-:0427E20000000000F3
-:0427E30000000000F2
-:0427E40000000000F1
-:0427E50000000000F0
-:0427E60000000000EF
-:0427E70000000000EE
-:0427E80000000000ED
-:0427E90000000000EC
-:0427EA0000000000EB
-:0427EB0000000000EA
-:0427EC0000000000E9
-:0427ED0000000000E8
-:0427EE0000000000E7
-:0427EF0000000000E6
-:0427F00000000000E5
-:0427F10000000000E4
-:0427F20000000000E3
-:0427F30000000000E2
-:0427F40000000000E1
-:0427F50000000000E0
-:0427F60000000000DF
-:0427F70000000000DE
-:0427F80000000000DD
-:0427F90000000000DC
-:0427FA0000000000DB
-:0427FB0000000000DA
-:0427FC0000000000D9
-:0427FD0000000000D8
-:0427FE0000000000D7
-:0427FF0000000000D6
-:0428000000000000D4
-:0428010000000000D3
-:0428020000000000D2
-:0428030000000000D1
-:0428040000000000D0
-:0428050000000000CF
-:0428060000000000CE
-:0428070000000000CD
-:0428080000000000CC
-:0428090000000000CB
-:04280A0000000000CA
-:04280B0000000000C9
-:04280C0000000000C8
-:04280D0000000000C7
-:04280E0000000000C6
-:04280F0000000000C5
-:0428100000000000C4
-:0428110000000000C3
-:0428120000000000C2
-:0428130000000000C1
-:0428140000000000C0
-:0428150000000000BF
-:0428160000000000BE
-:0428170000000000BD
-:0428180000000000BC
-:0428190000000000BB
-:04281A0000000000BA
-:04281B0000000000B9
-:04281C0000000000B8
-:04281D0000000000B7
-:04281E0000000000B6
-:04281F0000000000B5
-:0428200000000000B4
-:0428210000000000B3
-:0428220000000000B2
-:0428230000000000B1
-:0428240000000000B0
-:0428250000000000AF
-:0428260000000000AE
-:0428270000000000AD
-:0428280000000000AC
-:0428290000000000AB
-:04282A0000000000AA
-:04282B0000000000A9
-:04282C0000000000A8
-:04282D0000000000A7
-:04282E0000000000A6
-:04282F0000000000A5
-:0428300000000000A4
-:0428310000000000A3
-:0428320000000000A2
-:0428330000000000A1
-:0428340000000000A0
-:04283500000000009F
-:04283600000000009E
-:04283700000000009D
-:04283800000000009C
-:04283900000000009B
-:04283A00000000009A
-:04283B000000000099
-:04283C000000000098
-:04283D000000000097
-:04283E000000000096
-:04283F000000000095
-:042840000000000094
-:042841000000000093
-:042842000000000092
-:042843000000000091
-:042844000000000090
-:04284500000000008F
-:04284600000000008E
-:04284700000000008D
-:04284800000000008C
-:04284900000000008B
-:04284A00000000008A
-:04284B000000000089
-:04284C000000000088
-:04284D000000000087
-:04284E000000000086
-:04284F000000000085
-:042850000000000084
-:042851000000000083
-:042852000000000082
-:042853000000000081
-:042854000000000080
-:04285500000000007F
-:04285600000000007E
-:04285700000000007D
-:04285800000000007C
-:04285900000000007B
-:04285A00000000007A
-:04285B000000000079
-:04285C000000000078
-:04285D000000000077
-:04285E000000000076
-:04285F000000000075
-:042860000000000074
-:042861000000000073
-:042862000000000072
-:042863000000000071
-:042864000000000070
-:04286500000000006F
-:04286600000000006E
-:04286700000000006D
-:04286800000000006C
-:04286900000000006B
-:04286A00000000006A
-:04286B000000000069
-:04286C000000000068
-:04286D000000000067
-:04286E000000000066
-:04286F000000000065
-:042870000000000064
-:042871000000000063
-:042872000000000062
-:042873000000000061
-:042874000000000060
-:04287500000000005F
-:04287600000000005E
-:04287700000000005D
-:04287800000000005C
-:04287900000000005B
-:04287A00000000005A
-:04287B000000000059
-:04287C000000000058
-:04287D000000000057
-:04287E000000000056
-:04287F000000000055
-:042880000000000054
-:042881000000000053
-:042882000000000052
-:042883000000000051
-:042884000000000050
-:04288500000000004F
-:04288600000000004E
-:04288700000000004D
-:04288800000000004C
-:04288900000000004B
-:04288A00000000004A
-:04288B000000000049
-:04288C000000000048
-:04288D000000000047
-:04288E000000000046
-:04288F000000000045
-:042890000000000044
-:042891000000000043
-:042892000000000042
-:042893000000000041
-:042894000000000040
-:04289500000000003F
-:04289600000000003E
-:04289700000000003D
-:04289800000000003C
-:04289900000000003B
-:04289A00000000003A
-:04289B000000000039
-:04289C000000000038
-:04289D000000000037
-:04289E000000000036
-:04289F000000000035
-:0428A0000000000034
-:0428A1000000000033
-:0428A2000000000032
-:0428A3000000000031
-:0428A4000000000030
-:0428A500000000002F
-:0428A600000000002E
-:0428A700000000002D
-:0428A800000000002C
-:0428A900000000002B
-:0428AA00000000002A
-:0428AB000000000029
-:0428AC000000000028
-:0428AD000000000027
-:0428AE000000000026
-:0428AF000000000025
-:0428B0000000000024
-:0428B1000000000023
-:0428B2000000000022
-:0428B3000000000021
-:0428B4000000000020
-:0428B500000000001F
-:0428B600000000001E
-:0428B700000000001D
-:0428B800000000001C
-:0428B900000000001B
-:0428BA00000000001A
-:0428BB000000000019
-:0428BC000000000018
-:0428BD000000000017
-:0428BE000000000016
-:0428BF000000000015
-:0428C0000000000014
-:0428C1000000000013
-:0428C2000000000012
-:0428C3000000000011
-:0428C4000000000010
-:0428C500000000000F
-:0428C600000000000E
-:0428C700000000000D
-:0428C800000000000C
-:0428C900000000000B
-:0428CA00000000000A
-:0428CB000000000009
-:0428CC000000000008
-:0428CD000000000007
-:0428CE000000000006
-:0428CF000000000005
-:0428D0000000000004
-:0428D1000000000003
-:0428D2000000000002
-:0428D3000000000001
-:0428D4000000000000
-:0428D50000000000FF
-:0428D60000000000FE
-:0428D70000000000FD
-:0428D80000000000FC
-:0428D90000000000FB
-:0428DA0000000000FA
-:0428DB0000000000F9
-:0428DC0000000000F8
-:0428DD0000000000F7
-:0428DE0000000000F6
-:0428DF0000000000F5
-:0428E00000000000F4
-:0428E10000000000F3
-:0428E20000000000F2
-:0428E30000000000F1
-:0428E40000000000F0
-:0428E50000000000EF
-:0428E60000000000EE
-:0428E70000000000ED
-:0428E80000000000EC
-:0428E90000000000EB
-:0428EA0000000000EA
-:0428EB0000000000E9
-:0428EC0000000000E8
-:0428ED0000000000E7
-:0428EE0000000000E6
-:0428EF0000000000E5
-:0428F00000000000E4
-:0428F10000000000E3
-:0428F20000000000E2
-:0428F30000000000E1
-:0428F40000000000E0
-:0428F50000000000DF
-:0428F60000000000DE
-:0428F70000000000DD
-:0428F80000000000DC
-:0428F90000000000DB
-:0428FA0000000000DA
-:0428FB0000000000D9
-:0428FC0000000000D8
-:0428FD0000000000D7
-:0428FE0000000000D6
-:0428FF0000000000D5
-:0429000000000000D3
-:0429010000000000D2
-:0429020000000000D1
-:0429030000000000D0
-:0429040000000000CF
-:0429050000000000CE
-:0429060000000000CD
-:0429070000000000CC
-:0429080000000000CB
-:0429090000000000CA
-:04290A0000000000C9
-:04290B0000000000C8
-:04290C0000000000C7
-:04290D0000000000C6
-:04290E0000000000C5
-:04290F0000000000C4
-:0429100000000000C3
-:0429110000000000C2
-:0429120000000000C1
-:0429130000000000C0
-:0429140000000000BF
-:0429150000000000BE
-:0429160000000000BD
-:0429170000000000BC
-:0429180000000000BB
-:0429190000000000BA
-:04291A0000000000B9
-:04291B0000000000B8
-:04291C0000000000B7
-:04291D0000000000B6
-:04291E0000000000B5
-:04291F0000000000B4
-:0429200000000000B3
-:0429210000000000B2
-:0429220000000000B1
-:0429230000000000B0
-:0429240000000000AF
-:0429250000000000AE
-:0429260000000000AD
-:0429270000000000AC
-:0429280000000000AB
-:0429290000000000AA
-:04292A0000000000A9
-:04292B0000000000A8
-:04292C0000000000A7
-:04292D0000000000A6
-:04292E0000000000A5
-:04292F0000000000A4
-:0429300000000000A3
-:0429310000000000A2
-:0429320000000000A1
-:0429330000000000A0
-:04293400000000009F
-:04293500000000009E
-:04293600000000009D
-:04293700000000009C
-:04293800000000009B
-:04293900000000009A
-:04293A000000000099
-:04293B000000000098
-:04293C000000000097
-:04293D000000000096
-:04293E000000000095
-:04293F000000000094
-:042940000000000093
-:042941000000000092
-:042942000000000091
-:042943000000000090
-:04294400000000008F
-:04294500000000008E
-:04294600000000008D
-:04294700000000008C
-:04294800000000008B
-:04294900000000008A
-:04294A000000000089
-:04294B000000000088
-:04294C000000000087
-:04294D000000000086
-:04294E000000000085
-:04294F000000000084
-:042950000000000083
-:042951000000000082
-:042952000000000081
-:042953000000000080
-:04295400000000007F
-:04295500000000007E
-:04295600000000007D
-:04295700000000007C
-:04295800000000007B
-:04295900000000007A
-:04295A000000000079
-:04295B000000000078
-:04295C000000000077
-:04295D000000000076
-:04295E000000000075
-:04295F000000000074
-:042960000000000073
-:042961000000000072
-:042962000000000071
-:042963000000000070
-:04296400000000006F
-:04296500000000006E
-:04296600000000006D
-:04296700000000006C
-:04296800000000006B
-:04296900000000006A
-:04296A000000000069
-:04296B000000000068
-:04296C000000000067
-:04296D000000000066
-:04296E000000000065
-:04296F000000000064
-:042970000000000063
-:042971000000000062
-:042972000000000061
-:042973000000000060
-:04297400000000005F
-:04297500000000005E
-:04297600000000005D
-:04297700000000005C
-:04297800000000005B
-:04297900000000005A
-:04297A000000000059
-:04297B000000000058
-:04297C000000000057
-:04297D000000000056
-:04297E000000000055
-:04297F000000000054
-:042980000000000053
-:042981000000000052
-:042982000000000051
-:042983000000000050
-:04298400000000004F
-:04298500000000004E
-:04298600000000004D
-:04298700000000004C
-:04298800000000004B
-:04298900000000004A
-:04298A000000000049
-:04298B000000000048
-:04298C000000000047
-:04298D000000000046
-:04298E000000000045
-:04298F000000000044
-:042990000000000043
-:042991000000000042
-:042992000000000041
-:042993000000000040
-:04299400000000003F
-:04299500000000003E
-:04299600000000003D
-:04299700000000003C
-:04299800000000003B
-:04299900000000003A
-:04299A000000000039
-:04299B000000000038
-:04299C000000000037
-:04299D000000000036
-:04299E000000000035
-:04299F000000000034
-:0429A0000000000033
-:0429A1000000000032
-:0429A2000000000031
-:0429A3000000000030
-:0429A400000000002F
-:0429A500000000002E
-:0429A600000000002D
-:0429A700000000002C
-:0429A800000000002B
-:0429A900000000002A
-:0429AA000000000029
-:0429AB000000000028
-:0429AC000000000027
-:0429AD000000000026
-:0429AE000000000025
-:0429AF000000000024
-:0429B0000000000023
-:0429B1000000000022
-:0429B2000000000021
-:0429B3000000000020
-:0429B400000000001F
-:0429B500000000001E
-:0429B600000000001D
-:0429B700000000001C
-:0429B800000000001B
-:0429B900000000001A
-:0429BA000000000019
-:0429BB000000000018
-:0429BC000000000017
-:0429BD000000000016
-:0429BE000000000015
-:0429BF000000000014
-:0429C0000000000013
-:0429C1000000000012
-:0429C2000000000011
-:0429C3000000000010
-:0429C400000000000F
-:0429C500000000000E
-:0429C600000000000D
-:0429C700000000000C
-:0429C800000000000B
-:0429C900000000000A
-:0429CA000000000009
-:0429CB000000000008
-:0429CC000000000007
-:0429CD000000000006
-:0429CE000000000005
-:0429CF000000000004
-:0429D0000000000003
-:0429D1000000000002
-:0429D2000000000001
-:0429D3000000000000
-:0429D40000000000FF
-:0429D50000000000FE
-:0429D60000000000FD
-:0429D70000000000FC
-:0429D80000000000FB
-:0429D90000000000FA
-:0429DA0000000000F9
-:0429DB0000000000F8
-:0429DC0000000000F7
-:0429DD0000000000F6
-:0429DE0000000000F5
-:0429DF0000000000F4
-:0429E00000000000F3
-:0429E10000000000F2
-:0429E20000000000F1
-:0429E30000000000F0
-:0429E40000000000EF
-:0429E50000000000EE
-:0429E60000000000ED
-:0429E70000000000EC
-:0429E80000000000EB
-:0429E90000000000EA
-:0429EA0000000000E9
-:0429EB0000000000E8
-:0429EC0000000000E7
-:0429ED0000000000E6
-:0429EE0000000000E5
-:0429EF0000000000E4
-:0429F00000000000E3
-:0429F10000000000E2
-:0429F20000000000E1
-:0429F30000000000E0
-:0429F40000000000DF
-:0429F50000000000DE
-:0429F60000000000DD
-:0429F70000000000DC
-:0429F80000000000DB
-:0429F90000000000DA
-:0429FA0000000000D9
-:0429FB0000000000D8
-:0429FC0000000000D7
-:0429FD0000000000D6
-:0429FE0000000000D5
-:0429FF0000000000D4
-:042A000000000000D2
-:042A010000000000D1
-:042A020000000000D0
-:042A030000000000CF
-:042A040000000000CE
-:042A050000000000CD
-:042A060000000000CC
-:042A070000000000CB
-:042A080000000000CA
-:042A090000000000C9
-:042A0A0000000000C8
-:042A0B0000000000C7
-:042A0C0000000000C6
-:042A0D0000000000C5
-:042A0E0000000000C4
-:042A0F0000000000C3
-:042A100000000000C2
-:042A110000000000C1
-:042A120000000000C0
-:042A130000000000BF
-:042A140000000000BE
-:042A150000000000BD
-:042A160000000000BC
-:042A170000000000BB
-:042A180000000000BA
-:042A190000000000B9
-:042A1A0000000000B8
-:042A1B0000000000B7
-:042A1C0000000000B6
-:042A1D0000000000B5
-:042A1E0000000000B4
-:042A1F0000000000B3
-:042A200000000000B2
-:042A210000000000B1
-:042A220000000000B0
-:042A230000000000AF
-:042A240000000000AE
-:042A250000000000AD
-:042A260000000000AC
-:042A270000000000AB
-:042A280000000000AA
-:042A290000000000A9
-:042A2A0000000000A8
-:042A2B0000000000A7
-:042A2C0000000000A6
-:042A2D0000000000A5
-:042A2E0000000000A4
-:042A2F0000000000A3
-:042A300000000000A2
-:042A310000000000A1
-:042A320000000000A0
-:042A3300000000009F
-:042A3400000000009E
-:042A3500000000009D
-:042A3600000000009C
-:042A3700000000009B
-:042A3800000000009A
-:042A39000000000099
-:042A3A000000000098
-:042A3B000000000097
-:042A3C000000000096
-:042A3D000000000095
-:042A3E000000000094
-:042A3F000000000093
-:042A40000000000092
-:042A41000000000091
-:042A42000000000090
-:042A4300000000008F
-:042A4400000000008E
-:042A4500000000008D
-:042A4600000000008C
-:042A4700000000008B
-:042A4800000000008A
-:042A49000000000089
-:042A4A000000000088
-:042A4B000000000087
-:042A4C000000000086
-:042A4D000000000085
-:042A4E000000000084
-:042A4F000000000083
-:042A50000000000082
-:042A51000000000081
-:042A52000000000080
-:042A5300000000007F
-:042A5400000000007E
-:042A5500000000007D
-:042A5600000000007C
-:042A5700000000007B
-:042A5800000000007A
-:042A59000000000079
-:042A5A000000000078
-:042A5B000000000077
-:042A5C000000000076
-:042A5D000000000075
-:042A5E000000000074
-:042A5F000000000073
-:042A60000000000072
-:042A61000000000071
-:042A62000000000070
-:042A6300000000006F
-:042A6400000000006E
-:042A6500000000006D
-:042A6600000000006C
-:042A6700000000006B
-:042A6800000000006A
-:042A69000000000069
-:042A6A000000000068
-:042A6B000000000067
-:042A6C000000000066
-:042A6D000000000065
-:042A6E000000000064
-:042A6F000000000063
-:042A70000000000062
-:042A71000000000061
-:042A72000000000060
-:042A7300000000005F
-:042A7400000000005E
-:042A7500000000005D
-:042A7600000000005C
-:042A7700000000005B
-:042A7800000000005A
-:042A79000000000059
-:042A7A000000000058
-:042A7B000000000057
-:042A7C000000000056
-:042A7D000000000055
-:042A7E000000000054
-:042A7F000000000053
-:042A80000000000052
-:042A81000000000051
-:042A82000000000050
-:042A8300000000004F
-:042A8400000000004E
-:042A8500000000004D
-:042A8600000000004C
-:042A8700000000004B
-:042A8800000000004A
-:042A89000000000049
-:042A8A000000000048
-:042A8B000000000047
-:042A8C000000000046
-:042A8D000000000045
-:042A8E000000000044
-:042A8F000000000043
-:042A90000000000042
-:042A91000000000041
-:042A92000000000040
-:042A9300000000003F
-:042A9400000000003E
-:042A9500000000003D
-:042A9600000000003C
-:042A9700000000003B
-:042A9800000000003A
-:042A99000000000039
-:042A9A000000000038
-:042A9B000000000037
-:042A9C000000000036
-:042A9D000000000035
-:042A9E000000000034
-:042A9F000000000033
-:042AA0000000000032
-:042AA1000000000031
-:042AA2000000000030
-:042AA300000000002F
-:042AA400000000002E
-:042AA500000000002D
-:042AA600000000002C
-:042AA700000000002B
-:042AA800000000002A
-:042AA9000000000029
-:042AAA000000000028
-:042AAB000000000027
-:042AAC000000000026
-:042AAD000000000025
-:042AAE000000000024
-:042AAF000000000023
-:042AB0000000000022
-:042AB1000000000021
-:042AB2000000000020
-:042AB300000000001F
-:042AB400000000001E
-:042AB500000000001D
-:042AB600000000001C
-:042AB700000000001B
-:042AB800000000001A
-:042AB9000000000019
-:042ABA000000000018
-:042ABB000000000017
-:042ABC000000000016
-:042ABD000000000015
-:042ABE000000000014
-:042ABF000000000013
-:042AC0000000000012
-:042AC1000000000011
-:042AC2000000000010
-:042AC300000000000F
-:042AC400000000000E
-:042AC500000000000D
-:042AC600000000000C
-:042AC700000000000B
-:042AC800000000000A
-:042AC9000000000009
-:042ACA000000000008
-:042ACB000000000007
-:042ACC000000000006
-:042ACD000000000005
-:042ACE000000000004
-:042ACF000000000003
-:042AD0000000000002
-:042AD1000000000001
-:042AD2000000000000
-:042AD30000000000FF
-:042AD40000000000FE
-:042AD50000000000FD
-:042AD60000000000FC
-:042AD70000000000FB
-:042AD80000000000FA
-:042AD90000000000F9
-:042ADA0000000000F8
-:042ADB0000000000F7
-:042ADC0000000000F6
-:042ADD0000000000F5
-:042ADE0000000000F4
-:042ADF0000000000F3
-:042AE00000000000F2
-:042AE10000000000F1
-:042AE20000000000F0
-:042AE30000000000EF
-:042AE40000000000EE
-:042AE50000000000ED
-:042AE60000000000EC
-:042AE70000000000EB
-:042AE80000000000EA
-:042AE90000000000E9
-:042AEA0000000000E8
-:042AEB0000000000E7
-:042AEC0000000000E6
-:042AED0000000000E5
-:042AEE0000000000E4
-:042AEF0000000000E3
-:042AF00000000000E2
-:042AF10000000000E1
-:042AF20000000000E0
-:042AF30000000000DF
-:042AF40000000000DE
-:042AF50000000000DD
-:042AF60000000000DC
-:042AF70000000000DB
-:042AF80000000000DA
-:042AF90000000000D9
-:042AFA0000000000D8
-:042AFB0000000000D7
-:042AFC0000000000D6
-:042AFD0000000000D5
-:042AFE0000000000D4
-:042AFF0000000000D3
-:042B000000000000D1
-:042B010000000000D0
-:042B020000000000CF
-:042B030000000000CE
-:042B040000000000CD
-:042B050000000000CC
-:042B060000000000CB
-:042B070000000000CA
-:042B080000000000C9
-:042B090000000000C8
-:042B0A0000000000C7
-:042B0B0000000000C6
-:042B0C0000000000C5
-:042B0D0000000000C4
-:042B0E0000000000C3
-:042B0F0000000000C2
-:042B100000000000C1
-:042B110000000000C0
-:042B120000000000BF
-:042B130000000000BE
-:042B140000000000BD
-:042B150000000000BC
-:042B160000000000BB
-:042B170000000000BA
-:042B180000000000B9
-:042B190000000000B8
-:042B1A0000000000B7
-:042B1B0000000000B6
-:042B1C0000000000B5
-:042B1D0000000000B4
-:042B1E0000000000B3
-:042B1F0000000000B2
-:042B200000000000B1
-:042B210000000000B0
-:042B220000000000AF
-:042B230000000000AE
-:042B240000000000AD
-:042B250000000000AC
-:042B260000000000AB
-:042B270000000000AA
-:042B280000000000A9
-:042B290000000000A8
-:042B2A0000000000A7
-:042B2B0000000000A6
-:042B2C0000000000A5
-:042B2D0000000000A4
-:042B2E0000000000A3
-:042B2F0000000000A2
-:042B300000000000A1
-:042B310000000000A0
-:042B3200000000009F
-:042B3300000000009E
-:042B3400000000009D
-:042B3500000000009C
-:042B3600000000009B
-:042B3700000000009A
-:042B38000000000099
-:042B39000000000098
-:042B3A000000000097
-:042B3B000000000096
-:042B3C000000000095
-:042B3D000000000094
-:042B3E000000000093
-:042B3F000000000092
-:042B40000000000091
-:042B41000000000090
-:042B4200000000008F
-:042B4300000000008E
-:042B4400000000008D
-:042B4500000000008C
-:042B4600000000008B
-:042B4700000000008A
-:042B48000000000089
-:042B49000000000088
-:042B4A000000000087
-:042B4B000000000086
-:042B4C000000000085
-:042B4D000000000084
-:042B4E000000000083
-:042B4F000000000082
-:042B50000000000081
-:042B51000000000080
-:042B5200000000007F
-:042B5300000000007E
-:042B5400000000007D
-:042B5500000000007C
-:042B5600000000007B
-:042B5700000000007A
-:042B58000000000079
-:042B59000000000078
-:042B5A000000000077
-:042B5B000000000076
-:042B5C000000000075
-:042B5D000000000074
-:042B5E000000000073
-:042B5F000000000072
-:042B60000000000071
-:042B61000000000070
-:042B6200000000006F
-:042B6300000000006E
-:042B6400000000006D
-:042B6500000000006C
-:042B6600000000006B
-:042B6700000000006A
-:042B68000000000069
-:042B69000000000068
-:042B6A000000000067
-:042B6B000000000066
-:042B6C000000000065
-:042B6D000000000064
-:042B6E000000000063
-:042B6F000000000062
-:042B70000000000061
-:042B71000000000060
-:042B7200000000005F
-:042B7300000000005E
-:042B7400000000005D
-:042B7500000000005C
-:042B7600000000005B
-:042B7700000000005A
-:042B78000000000059
-:042B79000000000058
-:042B7A000000000057
-:042B7B000000000056
-:042B7C000000000055
-:042B7D000000000054
-:042B7E000000000053
-:042B7F000000000052
-:042B80000000000051
-:042B81000000000050
-:042B8200000000004F
-:042B8300000000004E
-:042B8400000000004D
-:042B8500000000004C
-:042B8600000000004B
-:042B8700000000004A
-:042B88000000000049
-:042B89000000000048
-:042B8A000000000047
-:042B8B000000000046
-:042B8C000000000045
-:042B8D000000000044
-:042B8E000000000043
-:042B8F000000000042
-:042B90000000000041
-:042B91000000000040
-:042B9200000000003F
-:042B9300000000003E
-:042B9400000000003D
-:042B9500000000003C
-:042B9600000000003B
-:042B9700000000003A
-:042B98000000000039
-:042B99000000000038
-:042B9A000000000037
-:042B9B000000000036
-:042B9C000000000035
-:042B9D000000000034
-:042B9E000000000033
-:042B9F000000000032
-:042BA0000000000031
-:042BA1000000000030
-:042BA200000000002F
-:042BA300000000002E
-:042BA400000000002D
-:042BA500000000002C
-:042BA600000000002B
-:042BA700000000002A
-:042BA8000000000029
-:042BA9000000000028
-:042BAA000000000027
-:042BAB000000000026
-:042BAC000000000025
-:042BAD000000000024
-:042BAE000000000023
-:042BAF000000000022
-:042BB0000000000021
-:042BB1000000000020
-:042BB200000000001F
-:042BB300000000001E
-:042BB400000000001D
-:042BB500000000001C
-:042BB600000000001B
-:042BB700000000001A
-:042BB8000000000019
-:042BB9000000000018
-:042BBA000000000017
-:042BBB000000000016
-:042BBC000000000015
-:042BBD000000000014
-:042BBE000000000013
-:042BBF000000000012
-:042BC0000000000011
-:042BC1000000000010
-:042BC200000000000F
-:042BC300000000000E
-:042BC400000000000D
-:042BC500000000000C
-:042BC600000000000B
-:042BC700000000000A
-:042BC8000000000009
-:042BC9000000000008
-:042BCA000000000007
-:042BCB000000000006
-:042BCC000000000005
-:042BCD000000000004
-:042BCE000000000003
-:042BCF000000000002
-:042BD0000000000001
-:042BD1000000000000
-:042BD20000000000FF
-:042BD30000000000FE
-:042BD40000000000FD
-:042BD50000000000FC
-:042BD60000000000FB
-:042BD70000000000FA
-:042BD80000000000F9
-:042BD90000000000F8
-:042BDA0000000000F7
-:042BDB0000000000F6
-:042BDC0000000000F5
-:042BDD0000000000F4
-:042BDE0000000000F3
-:042BDF0000000000F2
-:042BE00000000000F1
-:042BE10000000000F0
-:042BE20000000000EF
-:042BE30000000000EE
-:042BE40000000000ED
-:042BE50000000000EC
-:042BE60000000000EB
-:042BE70000000000EA
-:042BE80000000000E9
-:042BE90000000000E8
-:042BEA0000000000E7
-:042BEB0000000000E6
-:042BEC0000000000E5
-:042BED0000000000E4
-:042BEE0000000000E3
-:042BEF0000000000E2
-:042BF00000000000E1
-:042BF10000000000E0
-:042BF20000000000DF
-:042BF30000000000DE
-:042BF40000000000DD
-:042BF50000000000DC
-:042BF60000000000DB
-:042BF70000000000DA
-:042BF80000000000D9
-:042BF90000000000D8
-:042BFA0000000000D7
-:042BFB0000000000D6
-:042BFC0000000000D5
-:042BFD0000000000D4
-:042BFE0000000000D3
-:042BFF0000000000D2
-:042C000000000000D0
-:042C010000000000CF
-:042C020000000000CE
-:042C030000000000CD
-:042C040000000000CC
-:042C050000000000CB
-:042C060000000000CA
-:042C070000000000C9
-:042C080000000000C8
-:042C090000000000C7
-:042C0A0000000000C6
-:042C0B0000000000C5
-:042C0C0000000000C4
-:042C0D0000000000C3
-:042C0E0000000000C2
-:042C0F0000000000C1
-:042C100000000000C0
-:042C110000000000BF
-:042C120000000000BE
-:042C130000000000BD
-:042C140000000000BC
-:042C150000000000BB
-:042C160000000000BA
-:042C170000000000B9
-:042C180000000000B8
-:042C190000000000B7
-:042C1A0000000000B6
-:042C1B0000000000B5
-:042C1C0000000000B4
-:042C1D0000000000B3
-:042C1E0000000000B2
-:042C1F0000000000B1
-:042C200000000000B0
-:042C210000000000AF
-:042C220000000000AE
-:042C230000000000AD
-:042C240000000000AC
-:042C250000000000AB
-:042C260000000000AA
-:042C270000000000A9
-:042C280000000000A8
-:042C290000000000A7
-:042C2A0000000000A6
-:042C2B0000000000A5
-:042C2C0000000000A4
-:042C2D0000000000A3
-:042C2E0000000000A2
-:042C2F0000000000A1
-:042C300000000000A0
-:042C3100000000009F
-:042C3200000000009E
-:042C3300000000009D
-:042C3400000000009C
-:042C3500000000009B
-:042C3600000000009A
-:042C37000000000099
-:042C38000000000098
-:042C39000000000097
-:042C3A000000000096
-:042C3B000000000095
-:042C3C000000000094
-:042C3D000000000093
-:042C3E000000000092
-:042C3F000000000091
-:042C40000000000090
-:042C4100000000008F
-:042C4200000000008E
-:042C4300000000008D
-:042C4400000000008C
-:042C4500000000008B
-:042C4600000000008A
-:042C47000000000089
-:042C48000000000088
-:042C49000000000087
-:042C4A000000000086
-:042C4B000000000085
-:042C4C000000000084
-:042C4D000000000083
-:042C4E000000000082
-:042C4F000000000081
-:042C50000000000080
-:042C5100000000007F
-:042C5200000000007E
-:042C5300000000007D
-:042C5400000000007C
-:042C5500000000007B
-:042C5600000000007A
-:042C57000000000079
-:042C58000000000078
-:042C59000000000077
-:042C5A000000000076
-:042C5B000000000075
-:042C5C000000000074
-:042C5D000000000073
-:042C5E000000000072
-:042C5F000000000071
-:042C60000000000070
-:042C6100000000006F
-:042C6200000000006E
-:042C6300000000006D
-:042C6400000000006C
-:042C6500000000006B
-:042C6600000000006A
-:042C67000000000069
-:042C68000000000068
-:042C69000000000067
-:042C6A000000000066
-:042C6B000000000065
-:042C6C000000000064
-:042C6D000000000063
-:042C6E000000000062
-:042C6F000000000061
-:042C70000000000060
-:042C7100000000005F
-:042C7200000000005E
-:042C7300000000005D
-:042C7400000000005C
-:042C7500000000005B
-:042C7600000000005A
-:042C77000000000059
-:042C78000000000058
-:042C79000000000057
-:042C7A000000000056
-:042C7B000000000055
-:042C7C000000000054
-:042C7D000000000053
-:042C7E000000000052
-:042C7F000000000051
-:042C80000000000050
-:042C8100000000004F
-:042C8200000000004E
-:042C8300000000004D
-:042C8400000000004C
-:042C8500000000004B
-:042C8600000000004A
-:042C87000000000049
-:042C88000000000048
-:042C89000000000047
-:042C8A000000000046
-:042C8B000000000045
-:042C8C000000000044
-:042C8D000000000043
-:042C8E000000000042
-:042C8F000000000041
-:042C90000000000040
-:042C9100000000003F
-:042C9200000000003E
-:042C9300000000003D
-:042C9400000000003C
-:042C9500000000003B
-:042C9600000000003A
-:042C97000000000039
-:042C98000000000038
-:042C99000000000037
-:042C9A000000000036
-:042C9B000000000035
-:042C9C000000000034
-:042C9D000000000033
-:042C9E000000000032
-:042C9F000000000031
-:042CA0000000000030
-:042CA100000000002F
-:042CA200000000002E
-:042CA300000000002D
-:042CA400000000002C
-:042CA500000000002B
-:042CA600000000002A
-:042CA7000000000029
-:042CA8000000000028
-:042CA9000000000027
-:042CAA000000000026
-:042CAB000000000025
-:042CAC000000000024
-:042CAD000000000023
-:042CAE000000000022
-:042CAF000000000021
-:042CB0000000000020
-:042CB100000000001F
-:042CB200000000001E
-:042CB300000000001D
-:042CB400000000001C
-:042CB500000000001B
-:042CB600000000001A
-:042CB7000000000019
-:042CB8000000000018
-:042CB9000000000017
-:042CBA000000000016
-:042CBB000000000015
-:042CBC000000000014
-:042CBD000000000013
-:042CBE000000000012
-:042CBF000000000011
-:042CC0000000000010
-:042CC100000000000F
-:042CC200000000000E
-:042CC300000000000D
-:042CC400000000000C
-:042CC500000000000B
-:042CC600000000000A
-:042CC7000000000009
-:042CC8000000000008
-:042CC9000000000007
-:042CCA000000000006
-:042CCB000000000005
-:042CCC000000000004
-:042CCD000000000003
-:042CCE000000000002
-:042CCF000000000001
-:042CD0000000000000
-:042CD10000000000FF
-:042CD20000000000FE
-:042CD30000000000FD
-:042CD40000000000FC
-:042CD50000000000FB
-:042CD60000000000FA
-:042CD70000000000F9
-:042CD80000000000F8
-:042CD90000000000F7
-:042CDA0000000000F6
-:042CDB0000000000F5
-:042CDC0000000000F4
-:042CDD0000000000F3
-:042CDE0000000000F2
-:042CDF0000000000F1
-:042CE00000000000F0
-:042CE10000000000EF
-:042CE20000000000EE
-:042CE30000000000ED
-:042CE40000000000EC
-:042CE50000000000EB
-:042CE60000000000EA
-:042CE70000000000E9
-:042CE80000000000E8
-:042CE90000000000E7
-:042CEA0000000000E6
-:042CEB0000000000E5
-:042CEC0000000000E4
-:042CED0000000000E3
-:042CEE0000000000E2
-:042CEF0000000000E1
-:042CF00000000000E0
-:042CF10000000000DF
-:042CF20000000000DE
-:042CF30000000000DD
-:042CF40000000000DC
-:042CF50000000000DB
-:042CF60000000000DA
-:042CF70000000000D9
-:042CF80000000000D8
-:042CF90000000000D7
-:042CFA0000000000D6
-:042CFB0000000000D5
-:042CFC0000000000D4
-:042CFD0000000000D3
-:042CFE0000000000D2
-:042CFF0000000000D1
-:042D000000000000CF
-:042D010000000000CE
-:042D020000000000CD
-:042D030000000000CC
-:042D040000000000CB
-:042D050000000000CA
-:042D060000000000C9
-:042D070000000000C8
-:042D080000000000C7
-:042D090000000000C6
-:042D0A0000000000C5
-:042D0B0000000000C4
-:042D0C0000000000C3
-:042D0D0000000000C2
-:042D0E0000000000C1
-:042D0F0000000000C0
-:042D100000000000BF
-:042D110000000000BE
-:042D120000000000BD
-:042D130000000000BC
-:042D140000000000BB
-:042D150000000000BA
-:042D160000000000B9
-:042D170000000000B8
-:042D180000000000B7
-:042D190000000000B6
-:042D1A0000000000B5
-:042D1B0000000000B4
-:042D1C0000000000B3
-:042D1D0000000000B2
-:042D1E0000000000B1
-:042D1F0000000000B0
-:042D200000000000AF
-:042D210000000000AE
-:042D220000000000AD
-:042D230000000000AC
-:042D240000000000AB
-:042D250000000000AA
-:042D260000000000A9
-:042D270000000000A8
-:042D280000000000A7
-:042D290000000000A6
-:042D2A0000000000A5
-:042D2B0000000000A4
-:042D2C0000000000A3
-:042D2D0000000000A2
-:042D2E0000000000A1
-:042D2F0000000000A0
-:042D3000000000009F
-:042D3100000000009E
-:042D3200000000009D
-:042D3300000000009C
-:042D3400000000009B
-:042D3500000000009A
-:042D36000000000099
-:042D37000000000098
-:042D38000000000097
-:042D39000000000096
-:042D3A000000000095
-:042D3B000000000094
-:042D3C000000000093
-:042D3D000000000092
-:042D3E000000000091
-:042D3F000000000090
-:042D4000000000008F
-:042D4100000000008E
-:042D4200000000008D
-:042D4300000000008C
-:042D4400000000008B
-:042D4500000000008A
-:042D46000000000089
-:042D47000000000088
-:042D48000000000087
-:042D49000000000086
-:042D4A000000000085
-:042D4B000000000084
-:042D4C000000000083
-:042D4D000000000082
-:042D4E000000000081
-:042D4F000000000080
-:042D5000000000007F
-:042D5100000000007E
-:042D5200000000007D
-:042D5300000000007C
-:042D5400000000007B
-:042D5500000000007A
-:042D56000000000079
-:042D57000000000078
-:042D58000000000077
-:042D59000000000076
-:042D5A000000000075
-:042D5B000000000074
-:042D5C000000000073
-:042D5D000000000072
-:042D5E000000000071
-:042D5F000000000070
-:042D6000000000006F
-:042D6100000000006E
-:042D6200000000006D
-:042D6300000000006C
-:042D6400000000006B
-:042D6500000000006A
-:042D66000000000069
-:042D67000000000068
-:042D68000000000067
-:042D69000000000066
-:042D6A000000000065
-:042D6B000000000064
-:042D6C000000000063
-:042D6D000000000062
-:042D6E000000000061
-:042D6F000000000060
-:042D7000000000005F
-:042D7100000000005E
-:042D7200000000005D
-:042D7300000000005C
-:042D7400000000005B
-:042D7500000000005A
-:042D76000000000059
-:042D77000000000058
-:042D78000000000057
-:042D79000000000056
-:042D7A000000000055
-:042D7B000000000054
-:042D7C000000000053
-:042D7D000000000052
-:042D7E000000000051
-:042D7F000000000050
-:042D8000000000004F
-:042D8100000000004E
-:042D8200000000004D
-:042D8300000000004C
-:042D8400000000004B
-:042D8500000000004A
-:042D86000000000049
-:042D87000000000048
-:042D88000000000047
-:042D89000000000046
-:042D8A000000000045
-:042D8B000000000044
-:042D8C000000000043
-:042D8D000000000042
-:042D8E000000000041
-:042D8F000000000040
-:042D9000000000003F
-:042D9100000000003E
-:042D9200000000003D
-:042D9300000000003C
-:042D9400000000003B
-:042D9500000000003A
-:042D96000000000039
-:042D97000000000038
-:042D98000000000037
-:042D99000000000036
-:042D9A000000000035
-:042D9B000000000034
-:042D9C000000000033
-:042D9D000000000032
-:042D9E000000000031
-:042D9F000000000030
-:042DA000000000002F
-:042DA100000000002E
-:042DA200000000002D
-:042DA300000000002C
-:042DA400000000002B
-:042DA500000000002A
-:042DA6000000000029
-:042DA7000000000028
-:042DA8000000000027
-:042DA9000000000026
-:042DAA000000000025
-:042DAB000000000024
-:042DAC000000000023
-:042DAD000000000022
-:042DAE000000000021
-:042DAF000000000020
-:042DB000000000001F
-:042DB100000000001E
-:042DB200000000001D
-:042DB300000000001C
-:042DB400000000001B
-:042DB500000000001A
-:042DB6000000000019
-:042DB7000000000018
-:042DB8000000000017
-:042DB9000000000016
-:042DBA000000000015
-:042DBB000000000014
-:042DBC000000000013
-:042DBD000000000012
-:042DBE000000000011
-:042DBF000000000010
-:042DC000000000000F
-:042DC100000000000E
-:042DC200000000000D
-:042DC300000000000C
-:042DC400000000000B
-:042DC500000000000A
-:042DC6000000000009
-:042DC7000000000008
-:042DC8000000000007
-:042DC9000000000006
-:042DCA000000000005
-:042DCB000000000004
-:042DCC000000000003
-:042DCD000000000002
-:042DCE000000000001
-:042DCF000000000000
-:042DD00000000000FF
-:042DD10000000000FE
-:042DD20000000000FD
-:042DD30000000000FC
-:042DD40000000000FB
-:042DD50000000000FA
-:042DD60000000000F9
-:042DD70000000000F8
-:042DD80000000000F7
-:042DD90000000000F6
-:042DDA0000000000F5
-:042DDB0000000000F4
-:042DDC0000000000F3
-:042DDD0000000000F2
-:042DDE0000000000F1
-:042DDF0000000000F0
-:042DE00000000000EF
-:042DE10000000000EE
-:042DE20000000000ED
-:042DE30000000000EC
-:042DE40000000000EB
-:042DE50000000000EA
-:042DE60000000000E9
-:042DE70000000000E8
-:042DE80000000000E7
-:042DE90000000000E6
-:042DEA0000000000E5
-:042DEB0000000000E4
-:042DEC0000000000E3
-:042DED0000000000E2
-:042DEE0000000000E1
-:042DEF0000000000E0
-:042DF00000000000DF
-:042DF10000000000DE
-:042DF20000000000DD
-:042DF30000000000DC
-:042DF40000000000DB
-:042DF50000000000DA
-:042DF60000000000D9
-:042DF70000000000D8
-:042DF80000000000D7
-:042DF90000000000D6
-:042DFA0000000000D5
-:042DFB0000000000D4
-:042DFC0000000000D3
-:042DFD0000000000D2
-:042DFE0000000000D1
-:042DFF0000000000D0
-:042E000000000000CE
-:042E010000000000CD
-:042E020000000000CC
-:042E030000000000CB
-:042E040000000000CA
-:042E050000000000C9
-:042E060000000000C8
-:042E070000000000C7
-:042E080000000000C6
-:042E090000000000C5
-:042E0A0000000000C4
-:042E0B0000000000C3
-:042E0C0000000000C2
-:042E0D0000000000C1
-:042E0E0000000000C0
-:042E0F0000000000BF
-:042E100000000000BE
-:042E110000000000BD
-:042E120000000000BC
-:042E130000000000BB
-:042E140000000000BA
-:042E150000000000B9
-:042E160000000000B8
-:042E170000000000B7
-:042E180000000000B6
-:042E190000000000B5
-:042E1A0000000000B4
-:042E1B0000000000B3
-:042E1C0000000000B2
-:042E1D0000000000B1
-:042E1E0000000000B0
-:042E1F0000000000AF
-:042E200000000000AE
-:042E210000000000AD
-:042E220000000000AC
-:042E230000000000AB
-:042E240000000000AA
-:042E250000000000A9
-:042E260000000000A8
-:042E270000000000A7
-:042E280000000000A6
-:042E290000000000A5
-:042E2A0000000000A4
-:042E2B0000000000A3
-:042E2C0000000000A2
-:042E2D0000000000A1
-:042E2E0000000000A0
-:042E2F00000000009F
-:042E3000000000009E
-:042E3100000000009D
-:042E3200000000009C
-:042E3300000000009B
-:042E3400000000009A
-:042E35000000000099
-:042E36000000000098
-:042E37000000000097
-:042E38000000000096
-:042E39000000000095
-:042E3A000000000094
-:042E3B000000000093
-:042E3C000000000092
-:042E3D000000000091
-:042E3E000000000090
-:042E3F00000000008F
-:042E4000000000008E
-:042E4100000000008D
-:042E4200000000008C
-:042E4300000000008B
-:042E4400000000008A
-:042E45000000000089
-:042E46000000000088
-:042E47000000000087
-:042E48000000000086
-:042E49000000000085
-:042E4A000000000084
-:042E4B000000000083
-:042E4C000000000082
-:042E4D000000000081
-:042E4E000000000080
-:042E4F00000000007F
-:042E5000000000007E
-:042E5100000000007D
-:042E5200000000007C
-:042E5300000000007B
-:042E5400000000007A
-:042E55000000000079
-:042E56000000000078
-:042E57000000000077
-:042E58000000000076
-:042E59000000000075
-:042E5A000000000074
-:042E5B000000000073
-:042E5C000000000072
-:042E5D000000000071
-:042E5E000000000070
-:042E5F00000000006F
-:042E6000000000006E
-:042E6100000000006D
-:042E6200000000006C
-:042E6300000000006B
-:042E6400000000006A
-:042E65000000000069
-:042E66000000000068
-:042E67000000000067
-:042E68000000000066
-:042E69000000000065
-:042E6A000000000064
-:042E6B000000000063
-:042E6C000000000062
-:042E6D000000000061
-:042E6E000000000060
-:042E6F00000000005F
-:042E7000000000005E
-:042E7100000000005D
-:042E7200000000005C
-:042E7300000000005B
-:042E7400000000005A
-:042E75000000000059
-:042E76000000000058
-:042E77000000000057
-:042E78000000000056
-:042E79000000000055
-:042E7A000000000054
-:042E7B000000000053
-:042E7C000000000052
-:042E7D000000000051
-:042E7E000000000050
-:042E7F00000000004F
-:042E8000000000004E
-:042E8100000000004D
-:042E8200000000004C
-:042E8300000000004B
-:042E8400000000004A
-:042E85000000000049
-:042E86000000000048
-:042E87000000000047
-:042E88000000000046
-:042E89000000000045
-:042E8A000000000044
-:042E8B000000000043
-:042E8C000000000042
-:042E8D000000000041
-:042E8E000000000040
-:042E8F00000000003F
-:042E9000000000003E
-:042E9100000000003D
-:042E9200000000003C
-:042E9300000000003B
-:042E9400000000003A
-:042E95000000000039
-:042E96000000000038
-:042E97000000000037
-:042E98000000000036
-:042E99000000000035
-:042E9A000000000034
-:042E9B000000000033
-:042E9C000000000032
-:042E9D000000000031
-:042E9E000000000030
-:042E9F00000000002F
-:042EA000000000002E
-:042EA100000000002D
-:042EA200000000002C
-:042EA300000000002B
-:042EA400000000002A
-:042EA5000000000029
-:042EA6000000000028
-:042EA7000000000027
-:042EA8000000000026
-:042EA9000000000025
-:042EAA000000000024
-:042EAB000000000023
-:042EAC000000000022
-:042EAD000000000021
-:042EAE000000000020
-:042EAF00000000001F
-:042EB000000000001E
-:042EB100000000001D
-:042EB200000000001C
-:042EB300000000001B
-:042EB400000000001A
-:042EB5000000000019
-:042EB6000000000018
-:042EB7000000000017
-:042EB8000000000016
-:042EB9000000000015
-:042EBA000000000014
-:042EBB000000000013
-:042EBC000000000012
-:042EBD000000000011
-:042EBE000000000010
-:042EBF00000000000F
-:042EC000000000000E
-:042EC100000000000D
-:042EC200000000000C
-:042EC300000000000B
-:042EC400000000000A
-:042EC5000000000009
-:042EC6000000000008
-:042EC7000000000007
-:042EC8000000000006
-:042EC9000000000005
-:042ECA000000000004
-:042ECB000000000003
-:042ECC000000000002
-:042ECD000000000001
-:042ECE000000000000
-:042ECF0000000000FF
-:042ED00000000000FE
-:042ED10000000000FD
-:042ED20000000000FC
-:042ED30000000000FB
-:042ED40000000000FA
-:042ED50000000000F9
-:042ED60000000000F8
-:042ED70000000000F7
-:042ED80000000000F6
-:042ED90000000000F5
-:042EDA0000000000F4
-:042EDB0000000000F3
-:042EDC0000000000F2
-:042EDD0000000000F1
-:042EDE0000000000F0
-:042EDF0000000000EF
-:042EE00000000000EE
-:042EE10000000000ED
-:042EE20000000000EC
-:042EE30000000000EB
-:042EE40000000000EA
-:042EE50000000000E9
-:042EE60000000000E8
-:042EE70000000000E7
-:042EE80000000000E6
-:042EE90000000000E5
-:042EEA0000000000E4
-:042EEB0000000000E3
-:042EEC0000000000E2
-:042EED0000000000E1
-:042EEE0000000000E0
-:042EEF0000000000DF
-:042EF00000000000DE
-:042EF10000000000DD
-:042EF20000000000DC
-:042EF30000000000DB
-:042EF40000000000DA
-:042EF50000000000D9
-:042EF60000000000D8
-:042EF70000000000D7
-:042EF80000000000D6
-:042EF90000000000D5
-:042EFA0000000000D4
-:042EFB0000000000D3
-:042EFC0000000000D2
-:042EFD0000000000D1
-:042EFE0000000000D0
-:042EFF0000000000CF
-:042F000000000000CD
-:042F010000000000CC
-:042F020000000000CB
-:042F030000000000CA
-:042F040000000000C9
-:042F050000000000C8
-:042F060000000000C7
-:042F070000000000C6
-:042F080000000000C5
-:042F090000000000C4
-:042F0A0000000000C3
-:042F0B0000000000C2
-:042F0C0000000000C1
-:042F0D0000000000C0
-:042F0E0000000000BF
-:042F0F0000000000BE
-:042F100000000000BD
-:042F110000000000BC
-:042F120000000000BB
-:042F130000000000BA
-:042F140000000000B9
-:042F150000000000B8
-:042F160000000000B7
-:042F170000000000B6
-:042F180000000000B5
-:042F190000000000B4
-:042F1A0000000000B3
-:042F1B0000000000B2
-:042F1C0000000000B1
-:042F1D0000000000B0
-:042F1E0000000000AF
-:042F1F0000000000AE
-:042F200000000000AD
-:042F210000000000AC
-:042F220000000000AB
-:042F230000000000AA
-:042F240000000000A9
-:042F250000000000A8
-:042F260000000000A7
-:042F270000000000A6
-:042F280000000000A5
-:042F290000000000A4
-:042F2A0000000000A3
-:042F2B0000000000A2
-:042F2C0000000000A1
-:042F2D0000000000A0
-:042F2E00000000009F
-:042F2F00000000009E
-:042F3000000000009D
-:042F3100000000009C
-:042F3200000000009B
-:042F3300000000009A
-:042F34000000000099
-:042F35000000000098
-:042F36000000000097
-:042F37000000000096
-:042F38000000000095
-:042F39000000000094
-:042F3A000000000093
-:042F3B000000000092
-:042F3C000000000091
-:042F3D000000000090
-:042F3E00000000008F
-:042F3F00000000008E
-:042F4000000000008D
-:042F4100000000008C
-:042F4200000000008B
-:042F4300000000008A
-:042F44000000000089
-:042F45000000000088
-:042F46000000000087
-:042F47000000000086
-:042F48000000000085
-:042F49000000000084
-:042F4A000000000083
-:042F4B000000000082
-:042F4C000000000081
-:042F4D000000000080
-:042F4E00000000007F
-:042F4F00000000007E
-:042F5000000000007D
-:042F5100000000007C
-:042F5200000000007B
-:042F5300000000007A
-:042F54000000000079
-:042F55000000000078
-:042F56000000000077
-:042F57000000000076
-:042F58000000000075
-:042F59000000000074
-:042F5A000000000073
-:042F5B000000000072
-:042F5C000000000071
-:042F5D000000000070
-:042F5E00000000006F
-:042F5F00000000006E
-:042F6000000000006D
-:042F6100000000006C
-:042F6200000000006B
-:042F6300000000006A
-:042F64000000000069
-:042F65000000000068
-:042F66000000000067
-:042F67000000000066
-:042F68000000000065
-:042F69000000000064
-:042F6A000000000063
-:042F6B000000000062
-:042F6C000000000061
-:042F6D000000000060
-:042F6E00000000005F
-:042F6F00000000005E
-:042F7000000000005D
-:042F7100000000005C
-:042F7200000000005B
-:042F7300000000005A
-:042F74000000000059
-:042F75000000000058
-:042F76000000000057
-:042F77000000000056
-:042F78000000000055
-:042F79000000000054
-:042F7A000000000053
-:042F7B000000000052
-:042F7C000000000051
-:042F7D000000000050
-:042F7E00000000004F
-:042F7F00000000004E
-:042F8000000000004D
-:042F8100000000004C
-:042F8200000000004B
-:042F8300000000004A
-:042F84000000000049
-:042F85000000000048
-:042F86000000000047
-:042F87000000000046
-:042F88000000000045
-:042F89000000000044
-:042F8A000000000043
-:042F8B000000000042
-:042F8C000000000041
-:042F8D000000000040
-:042F8E00000000003F
-:042F8F00000000003E
-:042F9000000000003D
-:042F9100000000003C
-:042F9200000000003B
-:042F9300000000003A
-:042F94000000000039
-:042F95000000000038
-:042F96000000000037
-:042F97000000000036
-:042F98000000000035
-:042F99000000000034
-:042F9A000000000033
-:042F9B000000000032
-:042F9C000000000031
-:042F9D000000000030
-:042F9E00000000002F
-:042F9F00000000002E
-:042FA000000000002D
-:042FA100000000002C
-:042FA200000000002B
-:042FA300000000002A
-:042FA4000000000029
-:042FA5000000000028
-:042FA6000000000027
-:042FA7000000000026
-:042FA8000000000025
-:042FA9000000000024
-:042FAA000000000023
-:042FAB000000000022
-:042FAC000000000021
-:042FAD000000000020
-:042FAE00000000001F
-:042FAF00000000001E
-:042FB000000000001D
-:042FB100000000001C
-:042FB200000000001B
-:042FB300000000001A
-:042FB4000000000019
-:042FB5000000000018
-:042FB6000000000017
-:042FB7000000000016
-:042FB8000000000015
-:042FB9000000000014
-:042FBA000000000013
-:042FBB000000000012
-:042FBC000000000011
-:042FBD000000000010
-:042FBE00000000000F
-:042FBF00000000000E
-:042FC000000000000D
-:042FC100000000000C
-:042FC200000000000B
-:042FC300000000000A
-:042FC4000000000009
-:042FC5000000000008
-:042FC6000000000007
-:042FC7000000000006
-:042FC8000000000005
-:042FC9000000000004
-:042FCA000000000003
-:042FCB000000000002
-:042FCC000000000001
-:042FCD000000000000
-:042FCE0000000000FF
-:042FCF0000000000FE
-:042FD00000000000FD
-:042FD10000000000FC
-:042FD20000000000FB
-:042FD30000000000FA
-:042FD40000000000F9
-:042FD50000000000F8
-:042FD60000000000F7
-:042FD70000000000F6
-:042FD80000000000F5
-:042FD90000000000F4
-:042FDA0000000000F3
-:042FDB0000000000F2
-:042FDC0000000000F1
-:042FDD0000000000F0
-:042FDE0000000000EF
-:042FDF0000000000EE
-:042FE00000000000ED
-:042FE10000000000EC
-:042FE20000000000EB
-:042FE30000000000EA
-:042FE40000000000E9
-:042FE50000000000E8
-:042FE60000000000E7
-:042FE70000000000E6
-:042FE80000000000E5
-:042FE90000000000E4
-:042FEA0000000000E3
-:042FEB0000000000E2
-:042FEC0000000000E1
-:042FED0000000000E0
-:042FEE0000000000DF
-:042FEF0000000000DE
-:042FF00000000000DD
-:042FF10000000000DC
-:042FF20000000000DB
-:042FF30000000000DA
-:042FF40000000000D9
-:042FF50000000000D8
-:042FF60000000000D7
-:042FF70000000000D6
-:042FF80000000000D5
-:042FF90000000000D4
-:042FFA0000000000D3
-:042FFB0000000000D2
-:042FFC0000000000D1
-:042FFD0000000000D0
-:042FFE0000000000CF
-:042FFF0000000000CE
-:0430000000000000CC
-:0430010000000000CB
-:0430020000000000CA
-:0430030000000000C9
-:0430040000000000C8
-:0430050000000000C7
-:0430060000000000C6
-:0430070000000000C5
-:0430080000000000C4
-:0430090000000000C3
-:04300A0000000000C2
-:04300B0000000000C1
-:04300C0000000000C0
-:04300D0000000000BF
-:04300E0000000000BE
-:04300F0000000000BD
-:0430100000000000BC
-:0430110000000000BB
-:0430120000000000BA
-:0430130000000000B9
-:0430140000000000B8
-:0430150000000000B7
-:0430160000000000B6
-:0430170000000000B5
-:0430180000000000B4
-:0430190000000000B3
-:04301A0000000000B2
-:04301B0000000000B1
-:04301C0000000000B0
-:04301D0000000000AF
-:04301E0000000000AE
-:04301F0000000000AD
-:0430200000000000AC
-:0430210000000000AB
-:0430220000000000AA
-:0430230000000000A9
-:0430240000000000A8
-:0430250000000000A7
-:0430260000000000A6
-:0430270000000000A5
-:0430280000000000A4
-:0430290000000000A3
-:04302A0000000000A2
-:04302B0000000000A1
-:04302C0000000000A0
-:04302D00000000009F
-:04302E00000000009E
-:04302F00000000009D
-:04303000000000009C
-:04303100000000009B
-:04303200000000009A
-:043033000000000099
-:043034000000000098
-:043035000000000097
-:043036000000000096
-:043037000000000095
-:043038000000000094
-:043039000000000093
-:04303A000000000092
-:04303B000000000091
-:04303C000000000090
-:04303D00000000008F
-:04303E00000000008E
-:04303F00000000008D
-:04304000000000008C
-:04304100000000008B
-:04304200000000008A
-:043043000000000089
-:043044000000000088
-:043045000000000087
-:043046000000000086
-:043047000000000085
-:043048000000000084
-:043049000000000083
-:04304A000000000082
-:04304B000000000081
-:04304C000000000080
-:04304D00000000007F
-:04304E00000000007E
-:04304F00000000007D
-:04305000000000007C
-:04305100000000007B
-:04305200000000007A
-:043053000000000079
-:043054000000000078
-:043055000000000077
-:043056000000000076
-:043057000000000075
-:043058000000000074
-:043059000000000073
-:04305A000000000072
-:04305B000000000071
-:04305C000000000070
-:04305D00000000006F
-:04305E00000000006E
-:04305F00000000006D
-:04306000000000006C
-:04306100000000006B
-:04306200000000006A
-:043063000000000069
-:043064000000000068
-:043065000000000067
-:043066000000000066
-:043067000000000065
-:043068000000000064
-:043069000000000063
-:04306A000000000062
-:04306B000000000061
-:04306C000000000060
-:04306D00000000005F
-:04306E00000000005E
-:04306F00000000005D
-:04307000000000005C
-:04307100000000005B
-:04307200000000005A
-:043073000000000059
-:043074000000000058
-:043075000000000057
-:043076000000000056
-:043077000000000055
-:043078000000000054
-:043079000000000053
-:04307A000000000052
-:04307B000000000051
-:04307C000000000050
-:04307D00000000004F
-:04307E00000000004E
-:04307F00000000004D
-:04308000000000004C
-:04308100000000004B
-:04308200000000004A
-:043083000000000049
-:043084000000000048
-:043085000000000047
-:043086000000000046
-:043087000000000045
-:043088000000000044
-:043089000000000043
-:04308A000000000042
-:04308B000000000041
-:04308C000000000040
-:04308D00000000003F
-:04308E00000000003E
-:04308F00000000003D
-:04309000000000003C
-:04309100000000003B
-:04309200000000003A
-:043093000000000039
-:043094000000000038
-:043095000000000037
-:043096000000000036
-:043097000000000035
-:043098000000000034
-:043099000000000033
-:04309A000000000032
-:04309B000000000031
-:04309C000000000030
-:04309D00000000002F
-:04309E00000000002E
-:04309F00000000002D
-:0430A000000000002C
-:0430A100000000002B
-:0430A200000000002A
-:0430A3000000000029
-:0430A4000000000028
-:0430A5000000000027
-:0430A6000000000026
-:0430A7000000000025
-:0430A8000000000024
-:0430A9000000000023
-:0430AA000000000022
-:0430AB000000000021
-:0430AC000000000020
-:0430AD00000000001F
-:0430AE00000000001E
-:0430AF00000000001D
-:0430B000000000001C
-:0430B100000000001B
-:0430B200000000001A
-:0430B3000000000019
-:0430B4000000000018
-:0430B5000000000017
-:0430B6000000000016
-:0430B7000000000015
-:0430B8000000000014
-:0430B9000000000013
-:0430BA000000000012
-:0430BB000000000011
-:0430BC000000000010
-:0430BD00000000000F
-:0430BE00000000000E
-:0430BF00000000000D
-:0430C000000000000C
-:0430C100000000000B
-:0430C200000000000A
-:0430C3000000000009
-:0430C4000000000008
-:0430C5000000000007
-:0430C6000000000006
-:0430C7000000000005
-:0430C8000000000004
-:0430C9000000000003
-:0430CA000000000002
-:0430CB000000000001
-:0430CC000000000000
-:0430CD0000000000FF
-:0430CE0000000000FE
-:0430CF0000000000FD
-:0430D00000000000FC
-:0430D10000000000FB
-:0430D20000000000FA
-:0430D30000000000F9
-:0430D40000000000F8
-:0430D50000000000F7
-:0430D60000000000F6
-:0430D70000000000F5
-:0430D80000000000F4
-:0430D90000000000F3
-:0430DA0000000000F2
-:0430DB0000000000F1
-:0430DC0000000000F0
-:0430DD0000000000EF
-:0430DE0000000000EE
-:0430DF0000000000ED
-:0430E00000000000EC
-:0430E10000000000EB
-:0430E20000000000EA
-:0430E30000000000E9
-:0430E40000000000E8
-:0430E50000000000E7
-:0430E60000000000E6
-:0430E70000000000E5
-:0430E80000000000E4
-:0430E90000000000E3
-:0430EA0000000000E2
-:0430EB0000000000E1
-:0430EC0000000000E0
-:0430ED0000000000DF
-:0430EE0000000000DE
-:0430EF0000000000DD
-:0430F00000000000DC
-:0430F10000000000DB
-:0430F20000000000DA
-:0430F30000000000D9
-:0430F40000000000D8
-:0430F50000000000D7
-:0430F60000000000D6
-:0430F70000000000D5
-:0430F80000000000D4
-:0430F90000000000D3
-:0430FA0000000000D2
-:0430FB0000000000D1
-:0430FC0000000000D0
-:0430FD0000000000CF
-:0430FE0000000000CE
-:0430FF0000000000CD
-:0431000000000000CB
-:0431010000000000CA
-:0431020000000000C9
-:0431030000000000C8
-:0431040000000000C7
-:0431050000000000C6
-:0431060000000000C5
-:0431070000000000C4
-:0431080000000000C3
-:0431090000000000C2
-:04310A0000000000C1
-:04310B0000000000C0
-:04310C0000000000BF
-:04310D0000000000BE
-:04310E0000000000BD
-:04310F0000000000BC
-:0431100000000000BB
-:0431110000000000BA
-:0431120000000000B9
-:0431130000000000B8
-:0431140000000000B7
-:0431150000000000B6
-:0431160000000000B5
-:0431170000000000B4
-:0431180000000000B3
-:0431190000000000B2
-:04311A0000000000B1
-:04311B0000000000B0
-:04311C0000000000AF
-:04311D0000000000AE
-:04311E0000000000AD
-:04311F0000000000AC
-:0431200000000000AB
-:0431210000000000AA
-:0431220000000000A9
-:0431230000000000A8
-:0431240000000000A7
-:0431250000000000A6
-:0431260000000000A5
-:0431270000000000A4
-:0431280000000000A3
-:0431290000000000A2
-:04312A0000000000A1
-:04312B0000000000A0
-:04312C00000000009F
-:04312D00000000009E
-:04312E00000000009D
-:04312F00000000009C
-:04313000000000009B
-:04313100000000009A
-:043132000000000099
-:043133000000000098
-:043134000000000097
-:043135000000000096
-:043136000000000095
-:043137000000000094
-:043138000000000093
-:043139000000000092
-:04313A000000000091
-:04313B000000000090
-:04313C00000000008F
-:04313D00000000008E
-:04313E00000000008D
-:04313F00000000008C
-:04314000000000008B
-:04314100000000008A
-:043142000000000089
-:043143000000000088
-:043144000000000087
-:043145000000000086
-:043146000000000085
-:043147000000000084
-:043148000000000083
-:043149000000000082
-:04314A000000000081
-:04314B000000000080
-:04314C00000000007F
-:04314D00000000007E
-:04314E00000000007D
-:04314F00000000007C
-:04315000000000007B
-:04315100000000007A
-:043152000000000079
-:043153000000000078
-:043154000000000077
-:043155000000000076
-:043156000000000075
-:043157000000000074
-:043158000000000073
-:043159000000000072
-:04315A000000000071
-:04315B000000000070
-:04315C00000000006F
-:04315D00000000006E
-:04315E00000000006D
-:04315F00000000006C
-:04316000000000006B
-:04316100000000006A
-:043162000000000069
-:043163000000000068
-:043164000000000067
-:043165000000000066
-:043166000000000065
-:043167000000000064
-:043168000000000063
-:043169000000000062
-:04316A000000000061
-:04316B000000000060
-:04316C00000000005F
-:04316D00000000005E
-:04316E00000000005D
-:04316F00000000005C
-:04317000000000005B
-:04317100000000005A
-:043172000000000059
-:043173000000000058
-:043174000000000057
-:043175000000000056
-:043176000000000055
-:043177000000000054
-:043178000000000053
-:043179000000000052
-:04317A000000000051
-:04317B000000000050
-:04317C00000000004F
-:04317D00000000004E
-:04317E00000000004D
-:04317F00000000004C
-:04318000000000004B
-:04318100000000004A
-:043182000000000049
-:043183000000000048
-:043184000000000047
-:043185000000000046
-:043186000000000045
-:043187000000000044
-:043188000000000043
-:043189000000000042
-:04318A000000000041
-:04318B000000000040
-:04318C00000000003F
-:04318D00000000003E
-:04318E00000000003D
-:04318F00000000003C
-:04319000000000003B
-:04319100000000003A
-:043192000000000039
-:043193000000000038
-:043194000000000037
-:043195000000000036
-:043196000000000035
-:043197000000000034
-:043198000000000033
-:043199000000000032
-:04319A000000000031
-:04319B000000000030
-:04319C00000000002F
-:04319D00000000002E
-:04319E00000000002D
-:04319F00000000002C
-:0431A000000000002B
-:0431A100000000002A
-:0431A2000000000029
-:0431A3000000000028
-:0431A4000000000027
-:0431A5000000000026
-:0431A6000000000025
-:0431A7000000000024
-:0431A8000000000023
-:0431A9000000000022
-:0431AA000000000021
-:0431AB000000000020
-:0431AC00000000001F
-:0431AD00000000001E
-:0431AE00000000001D
-:0431AF00000000001C
-:0431B000000000001B
-:0431B100000000001A
-:0431B2000000000019
-:0431B3000000000018
-:0431B4000000000017
-:0431B5000000000016
-:0431B6000000000015
-:0431B7000000000014
-:0431B8000000000013
-:0431B9000000000012
-:0431BA000000000011
-:0431BB000000000010
-:0431BC00000000000F
-:0431BD00000000000E
-:0431BE00000000000D
-:0431BF00000000000C
-:0431C000000000000B
-:0431C100000000000A
-:0431C2000000000009
-:0431C3000000000008
-:0431C4000000000007
-:0431C5000000000006
-:0431C6000000000005
-:0431C7000000000004
-:0431C8000000000003
-:0431C9000000000002
-:0431CA000000000001
-:0431CB000000000000
-:0431CC0000000000FF
-:0431CD0000000000FE
-:0431CE0000000000FD
-:0431CF0000000000FC
-:0431D00000000000FB
-:0431D10000000000FA
-:0431D20000000000F9
-:0431D30000000000F8
-:0431D40000000000F7
-:0431D50000000000F6
-:0431D60000000000F5
-:0431D70000000000F4
-:0431D80000000000F3
-:0431D90000000000F2
-:0431DA0000000000F1
-:0431DB0000000000F0
-:0431DC0000000000EF
-:0431DD0000000000EE
-:0431DE0000000000ED
-:0431DF0000000000EC
-:0431E00000000000EB
-:0431E10000000000EA
-:0431E20000000000E9
-:0431E30000000000E8
-:0431E40000000000E7
-:0431E50000000000E6
-:0431E60000000000E5
-:0431E70000000000E4
-:0431E80000000000E3
-:0431E90000000000E2
-:0431EA0000000000E1
-:0431EB0000000000E0
-:0431EC0000000000DF
-:0431ED0000000000DE
-:0431EE0000000000DD
-:0431EF0000000000DC
-:0431F00000000000DB
-:0431F10000000000DA
-:0431F20000000000D9
-:0431F30000000000D8
-:0431F40000000000D7
-:0431F50000000000D6
-:0431F60000000000D5
-:0431F70000000000D4
-:0431F80000000000D3
-:0431F90000000000D2
-:0431FA0000000000D1
-:0431FB0000000000D0
-:0431FC0000000000CF
-:0431FD0000000000CE
-:0431FE0000000000CD
-:0431FF0000000000CC
-:0432000000000000CA
-:0432010000000000C9
-:0432020000000000C8
-:0432030000000000C7
-:0432040000000000C6
-:0432050000000000C5
-:0432060000000000C4
-:0432070000000000C3
-:0432080000000000C2
-:0432090000000000C1
-:04320A0000000000C0
-:04320B0000000000BF
-:04320C0000000000BE
-:04320D0000000000BD
-:04320E0000000000BC
-:04320F0000000000BB
-:0432100000000000BA
-:0432110000000000B9
-:0432120000000000B8
-:0432130000000000B7
-:0432140000000000B6
-:0432150000000000B5
-:0432160000000000B4
-:0432170000000000B3
-:0432180000000000B2
-:0432190000000000B1
-:04321A0000000000B0
-:04321B0000000000AF
-:04321C0000000000AE
-:04321D0000000000AD
-:04321E0000000000AC
-:04321F0000000000AB
-:0432200000000000AA
-:0432210000000000A9
-:0432220000000000A8
-:0432230000000000A7
-:0432240000000000A6
-:0432250000000000A5
-:0432260000000000A4
-:0432270000000000A3
-:0432280000000000A2
-:0432290000000000A1
-:04322A0000000000A0
-:04322B00000000009F
-:04322C00000000009E
-:04322D00000000009D
-:04322E00000000009C
-:04322F00000000009B
-:04323000000000009A
-:043231000000000099
-:043232000000000098
-:043233000000000097
-:043234000000000096
-:043235000000000095
-:043236000000000094
-:043237000000000093
-:043238000000000092
-:043239000000000091
-:04323A000000000090
-:04323B00000000008F
-:04323C00000000008E
-:04323D00000000008D
-:04323E00000000008C
-:04323F00000000008B
-:04324000000000008A
-:043241000000000089
-:043242000000000088
-:043243000000000087
-:043244000000000086
-:043245000000000085
-:043246000000000084
-:043247000000000083
-:043248000000000082
-:043249000000000081
-:04324A000000000080
-:04324B00000000007F
-:04324C00000000007E
-:04324D00000000007D
-:04324E00000000007C
-:04324F00000000007B
-:04325000000000007A
-:043251000000000079
-:043252000000000078
-:043253000000000077
-:043254000000000076
-:043255000000000075
-:043256000000000074
-:043257000000000073
-:043258000000000072
-:043259000000000071
-:04325A000000000070
-:04325B00000000006F
-:04325C00000000006E
-:04325D00000000006D
-:04325E00000000006C
-:04325F00000000006B
-:04326000000000006A
-:043261000000000069
-:043262000000000068
-:043263000000000067
-:043264000000000066
-:043265000000000065
-:043266000000000064
-:043267000000000063
-:043268000000000062
-:043269000000000061
-:04326A000000000060
-:04326B00000000005F
-:04326C00000000005E
-:04326D00000000005D
-:04326E00000000005C
-:04326F00000000005B
-:04327000000000005A
-:043271000000000059
-:043272000000000058
-:043273000000000057
-:043274000000000056
-:043275000000000055
-:043276000000000054
-:043277000000000053
-:043278000000000052
-:043279000000000051
-:04327A000000000050
-:04327B00000000004F
-:04327C00000000004E
-:04327D00000000004D
-:04327E00000000004C
-:04327F00000000004B
-:04328000000000004A
-:043281000000000049
-:043282000000000048
-:043283000000000047
-:043284000000000046
-:043285000000000045
-:043286000000000044
-:043287000000000043
-:043288000000000042
-:043289000000000041
-:04328A000000000040
-:04328B00000000003F
-:04328C00000000003E
-:04328D00000000003D
-:04328E00000000003C
-:04328F00000000003B
-:04329000000000003A
-:043291000000000039
-:043292000000000038
-:043293000000000037
-:043294000000000036
-:043295000000000035
-:043296000000000034
-:043297000000000033
-:043298000000000032
-:043299000000000031
-:04329A000000000030
-:04329B00000000002F
-:04329C00000000002E
-:04329D00000000002D
-:04329E00000000002C
-:04329F00000000002B
-:0432A000000000002A
-:0432A1000000000029
-:0432A2000000000028
-:0432A3000000000027
-:0432A4000000000026
-:0432A5000000000025
-:0432A6000000000024
-:0432A7000000000023
-:0432A8000000000022
-:0432A9000000000021
-:0432AA000000000020
-:0432AB00000000001F
-:0432AC00000000001E
-:0432AD00000000001D
-:0432AE00000000001C
-:0432AF00000000001B
-:0432B000000000001A
-:0432B1000000000019
-:0432B2000000000018
-:0432B3000000000017
-:0432B4000000000016
-:0432B5000000000015
-:0432B6000000000014
-:0432B7000000000013
-:0432B8000000000012
-:0432B9000000000011
-:0432BA000000000010
-:0432BB00000000000F
-:0432BC00000000000E
-:0432BD00000000000D
-:0432BE00000000000C
-:0432BF00000000000B
-:0432C000000000000A
-:0432C1000000000009
-:0432C2000000000008
-:0432C3000000000007
-:0432C4000000000006
-:0432C5000000000005
-:0432C6000000000004
-:0432C7000000000003
-:0432C8000000000002
-:0432C9000000000001
-:0432CA000000000000
-:0432CB0000000000FF
-:0432CC0000000000FE
-:0432CD0000000000FD
-:0432CE0000000000FC
-:0432CF0000000000FB
-:0432D00000000000FA
-:0432D10000000000F9
-:0432D20000000000F8
-:0432D30000000000F7
-:0432D40000000000F6
-:0432D50000000000F5
-:0432D60000000000F4
-:0432D70000000000F3
-:0432D80000000000F2
-:0432D90000000000F1
-:0432DA0000000000F0
-:0432DB0000000000EF
-:0432DC0000000000EE
-:0432DD0000000000ED
-:0432DE0000000000EC
-:0432DF0000000000EB
-:0432E00000000000EA
-:0432E10000000000E9
-:0432E20000000000E8
-:0432E30000000000E7
-:0432E40000000000E6
-:0432E50000000000E5
-:0432E60000000000E4
-:0432E70000000000E3
-:0432E80000000000E2
-:0432E90000000000E1
-:0432EA0000000000E0
-:0432EB0000000000DF
-:0432EC0000000000DE
-:0432ED0000000000DD
-:0432EE0000000000DC
-:0432EF0000000000DB
-:0432F00000000000DA
-:0432F10000000000D9
-:0432F20000000000D8
-:0432F30000000000D7
-:0432F40000000000D6
-:0432F50000000000D5
-:0432F60000000000D4
-:0432F70000000000D3
-:0432F80000000000D2
-:0432F90000000000D1
-:0432FA0000000000D0
-:0432FB0000000000CF
-:0432FC0000000000CE
-:0432FD0000000000CD
-:0432FE0000000000CC
-:0432FF0000000000CB
-:0433000000000000C9
-:0433010000000000C8
-:0433020000000000C7
-:0433030000000000C6
-:0433040000000000C5
-:0433050000000000C4
-:0433060000000000C3
-:0433070000000000C2
-:0433080000000000C1
-:0433090000000000C0
-:04330A0000000000BF
-:04330B0000000000BE
-:04330C0000000000BD
-:04330D0000000000BC
-:04330E0000000000BB
-:04330F0000000000BA
-:0433100000000000B9
-:0433110000000000B8
-:0433120000000000B7
-:0433130000000000B6
-:0433140000000000B5
-:0433150000000000B4
-:0433160000000000B3
-:0433170000000000B2
-:0433180000000000B1
-:0433190000000000B0
-:04331A0000000000AF
-:04331B0000000000AE
-:04331C0000000000AD
-:04331D0000000000AC
-:04331E0000000000AB
-:04331F0000000000AA
-:0433200000000000A9
-:0433210000000000A8
-:0433220000000000A7
-:0433230000000000A6
-:0433240000000000A5
-:0433250000000000A4
-:0433260000000000A3
-:0433270000000000A2
-:0433280000000000A1
-:0433290000000000A0
-:04332A00000000009F
-:04332B00000000009E
-:04332C00000000009D
-:04332D00000000009C
-:04332E00000000009B
-:04332F00000000009A
-:043330000000000099
-:043331000000000098
-:043332000000000097
-:043333000000000096
-:043334000000000095
-:043335000000000094
-:043336000000000093
-:043337000000000092
-:043338000000000091
-:043339000000000090
-:04333A00000000008F
-:04333B00000000008E
-:04333C00000000008D
-:04333D00000000008C
-:04333E00000000008B
-:04333F00000000008A
-:043340000000000089
-:043341000000000088
-:043342000000000087
-:043343000000000086
-:043344000000000085
-:043345000000000084
-:043346000000000083
-:043347000000000082
-:043348000000000081
-:043349000000000080
-:04334A00000000007F
-:04334B00000000007E
-:04334C00000000007D
-:04334D00000000007C
-:04334E00000000007B
-:04334F00000000007A
-:043350000000000079
-:043351000000000078
-:043352000000000077
-:043353000000000076
-:043354000000000075
-:043355000000000074
-:043356000000000073
-:043357000000000072
-:043358000000000071
-:043359000000000070
-:04335A00000000006F
-:04335B00000000006E
-:04335C00000000006D
-:04335D00000000006C
-:04335E00000000006B
-:04335F00000000006A
-:043360000000000069
-:043361000000000068
-:043362000000000067
-:043363000000000066
-:043364000000000065
-:043365000000000064
-:043366000000000063
-:043367000000000062
-:043368000000000061
-:043369000000000060
-:04336A00000000005F
-:04336B00000000005E
-:04336C00000000005D
-:04336D00000000005C
-:04336E00000000005B
-:04336F00000000005A
-:043370000000000059
-:043371000000000058
-:043372000000000057
-:043373000000000056
-:043374000000000055
-:043375000000000054
-:043376000000000053
-:043377000000000052
-:043378000000000051
-:043379000000000050
-:04337A00000000004F
-:04337B00000000004E
-:04337C00000000004D
-:04337D00000000004C
-:04337E00000000004B
-:04337F00000000004A
-:043380000000000049
-:043381000000000048
-:043382000000000047
-:043383000000000046
-:043384000000000045
-:043385000000000044
-:043386000000000043
-:043387000000000042
-:043388000000000041
-:043389000000000040
-:04338A00000000003F
-:04338B00000000003E
-:04338C00000000003D
-:04338D00000000003C
-:04338E00000000003B
-:04338F00000000003A
-:043390000000000039
-:043391000000000038
-:043392000000000037
-:043393000000000036
-:043394000000000035
-:043395000000000034
-:043396000000000033
-:043397000000000032
-:043398000000000031
-:043399000000000030
-:04339A00000000002F
-:04339B00000000002E
-:04339C00000000002D
-:04339D00000000002C
-:04339E00000000002B
-:04339F00000000002A
-:0433A0000000000029
-:0433A1000000000028
-:0433A2000000000027
-:0433A3000000000026
-:0433A4000000000025
-:0433A5000000000024
-:0433A6000000000023
-:0433A7000000000022
-:0433A8000000000021
-:0433A9000000000020
-:0433AA00000000001F
-:0433AB00000000001E
-:0433AC00000000001D
-:0433AD00000000001C
-:0433AE00000000001B
-:0433AF00000000001A
-:0433B0000000000019
-:0433B1000000000018
-:0433B2000000000017
-:0433B3000000000016
-:0433B4000000000015
-:0433B5000000000014
-:0433B6000000000013
-:0433B7000000000012
-:0433B8000000000011
-:0433B9000000000010
-:0433BA00000000000F
-:0433BB00000000000E
-:0433BC00000000000D
-:0433BD00000000000C
-:0433BE00000000000B
-:0433BF00000000000A
-:0433C0000000000009
-:0433C1000000000008
-:0433C2000000000007
-:0433C3000000000006
-:0433C4000000000005
-:0433C5000000000004
-:0433C6000000000003
-:0433C7000000000002
-:0433C8000000000001
-:0433C9000000000000
-:0433CA0000000000FF
-:0433CB0000000000FE
-:0433CC0000000000FD
-:0433CD0000000000FC
-:0433CE0000000000FB
-:0433CF0000000000FA
-:0433D00000000000F9
-:0433D10000000000F8
-:0433D20000000000F7
-:0433D30000000000F6
-:0433D40000000000F5
-:0433D50000000000F4
-:0433D60000000000F3
-:0433D70000000000F2
-:0433D80000000000F1
-:0433D90000000000F0
-:0433DA0000000000EF
-:0433DB0000000000EE
-:0433DC0000000000ED
-:0433DD0000000000EC
-:0433DE0000000000EB
-:0433DF0000000000EA
-:0433E00000000000E9
-:0433E10000000000E8
-:0433E20000000000E7
-:0433E30000000000E6
-:0433E40000000000E5
-:0433E50000000000E4
-:0433E60000000000E3
-:0433E70000000000E2
-:0433E80000000000E1
-:0433E90000000000E0
-:0433EA0000000000DF
-:0433EB0000000000DE
-:0433EC0000000000DD
-:0433ED0000000000DC
-:0433EE0000000000DB
-:0433EF0000000000DA
-:0433F00000000000D9
-:0433F10000000000D8
-:0433F20000000000D7
-:0433F30000000000D6
-:0433F40000000000D5
-:0433F50000000000D4
-:0433F60000000000D3
-:0433F70000000000D2
-:0433F80000000000D1
-:0433F90000000000D0
-:0433FA0000000000CF
-:0433FB0000000000CE
-:0433FC0000000000CD
-:0433FD0000000000CC
-:0433FE0000000000CB
-:0433FF0000000000CA
-:0434000000000000C8
-:0434010000000000C7
-:0434020000000000C6
-:0434030000000000C5
-:0434040000000000C4
-:0434050000000000C3
-:0434060000000000C2
-:0434070000000000C1
-:0434080000000000C0
-:0434090000000000BF
-:04340A0000000000BE
-:04340B0000000000BD
-:04340C0000000000BC
-:04340D0000000000BB
-:04340E0000000000BA
-:04340F0000000000B9
-:0434100000000000B8
-:0434110000000000B7
-:0434120000000000B6
-:0434130000000000B5
-:0434140000000000B4
-:0434150000000000B3
-:0434160000000000B2
-:0434170000000000B1
-:0434180000000000B0
-:0434190000000000AF
-:04341A0000000000AE
-:04341B0000000000AD
-:04341C0000000000AC
-:04341D0000000000AB
-:04341E0000000000AA
-:04341F0000000000A9
-:0434200000000000A8
-:0434210000000000A7
-:0434220000000000A6
-:0434230000000000A5
-:0434240000000000A4
-:0434250000000000A3
-:0434260000000000A2
-:0434270000000000A1
-:0434280000000000A0
-:04342900000000009F
-:04342A00000000009E
-:04342B00000000009D
-:04342C00000000009C
-:04342D00000000009B
-:04342E00000000009A
-:04342F000000000099
-:043430000000000098
-:043431000000000097
-:043432000000000096
-:043433000000000095
-:043434000000000094
-:043435000000000093
-:043436000000000092
-:043437000000000091
-:043438000000000090
-:04343900000000008F
-:04343A00000000008E
-:04343B00000000008D
-:04343C00000000008C
-:04343D00000000008B
-:04343E00000000008A
-:04343F000000000089
-:043440000000000088
-:043441000000000087
-:043442000000000086
-:043443000000000085
-:043444000000000084
-:043445000000000083
-:043446000000000082
-:043447000000000081
-:043448000000000080
-:04344900000000007F
-:04344A00000000007E
-:04344B00000000007D
-:04344C00000000007C
-:04344D00000000007B
-:04344E00000000007A
-:04344F000000000079
-:043450000000000078
-:043451000000000077
-:043452000000000076
-:043453000000000075
-:043454000000000074
-:043455000000000073
-:043456000000000072
-:043457000000000071
-:043458000000000070
-:04345900000000006F
-:04345A00000000006E
-:04345B00000000006D
-:04345C00000000006C
-:04345D00000000006B
-:04345E00000000006A
-:04345F000000000069
-:043460000000000068
-:043461000000000067
-:043462000000000066
-:043463000000000065
-:043464000000000064
-:043465000000000063
-:043466000000000062
-:043467000000000061
-:043468000000000060
-:04346900000000005F
-:04346A00000000005E
-:04346B00000000005D
-:04346C00000000005C
-:04346D00000000005B
-:04346E00000000005A
-:04346F000000000059
-:043470000000000058
-:043471000000000057
-:043472000000000056
-:043473000000000055
-:043474000000000054
-:043475000000000053
-:043476000000000052
-:043477000000000051
-:043478000000000050
-:04347900000000004F
-:04347A00000000004E
-:04347B00000000004D
-:04347C00000000004C
-:04347D00000000004B
-:04347E00000000004A
-:04347F000000000049
-:043480000000000048
-:043481000000000047
-:043482000000000046
-:043483000000000045
-:043484000000000044
-:043485000000000043
-:043486000000000042
-:043487000000000041
-:043488000000000040
-:04348900000000003F
-:04348A00000000003E
-:04348B00000000003D
-:04348C00000000003C
-:04348D00000000003B
-:04348E00000000003A
-:04348F000000000039
-:043490000000000038
-:043491000000000037
-:043492000000000036
-:043493000000000035
-:043494000000000034
-:043495000000000033
-:043496000000000032
-:043497000000000031
-:043498000000000030
-:04349900000000002F
-:04349A00000000002E
-:04349B00000000002D
-:04349C00000000002C
-:04349D00000000002B
-:04349E00000000002A
-:04349F000000000029
-:0434A0000000000028
-:0434A1000000000027
-:0434A2000000000026
-:0434A3000000000025
-:0434A4000000000024
-:0434A5000000000023
-:0434A6000000000022
-:0434A7000000000021
-:0434A8000000000020
-:0434A900000000001F
-:0434AA00000000001E
-:0434AB00000000001D
-:0434AC00000000001C
-:0434AD00000000001B
-:0434AE00000000001A
-:0434AF000000000019
-:0434B0000000000018
-:0434B1000000000017
-:0434B2000000000016
-:0434B3000000000015
-:0434B4000000000014
-:0434B5000000000013
-:0434B6000000000012
-:0434B7000000000011
-:0434B8000000000010
-:0434B900000000000F
-:0434BA00000000000E
-:0434BB00000000000D
-:0434BC00000000000C
-:0434BD00000000000B
-:0434BE00000000000A
-:0434BF000000000009
-:0434C0000000000008
-:0434C1000000000007
-:0434C2000000000006
-:0434C3000000000005
-:0434C4000000000004
-:0434C5000000000003
-:0434C6000000000002
-:0434C7000000000001
-:0434C8000000000000
-:0434C90000000000FF
-:0434CA0000000000FE
-:0434CB0000000000FD
-:0434CC0000000000FC
-:0434CD0000000000FB
-:0434CE0000000000FA
-:0434CF0000000000F9
-:0434D00000000000F8
-:0434D10000000000F7
-:0434D20000000000F6
-:0434D30000000000F5
-:0434D40000000000F4
-:0434D50000000000F3
-:0434D60000000000F2
-:0434D70000000000F1
-:0434D80000000000F0
-:0434D90000000000EF
-:0434DA0000000000EE
-:0434DB0000000000ED
-:0434DC0000000000EC
-:0434DD0000000000EB
-:0434DE0000000000EA
-:0434DF0000000000E9
-:0434E00000000000E8
-:0434E10000000000E7
-:0434E20000000000E6
-:0434E30000000000E5
-:0434E40000000000E4
-:0434E50000000000E3
-:0434E60000000000E2
-:0434E70000000000E1
-:0434E80000000000E0
-:0434E90000000000DF
-:0434EA0000000000DE
-:0434EB0000000000DD
-:0434EC0000000000DC
-:0434ED0000000000DB
-:0434EE0000000000DA
-:0434EF0000000000D9
-:0434F00000000000D8
-:0434F10000000000D7
-:0434F20000000000D6
-:0434F30000000000D5
-:0434F40000000000D4
-:0434F50000000000D3
-:0434F60000000000D2
-:0434F70000000000D1
-:0434F80000000000D0
-:0434F90000000000CF
-:0434FA0000000000CE
-:0434FB0000000000CD
-:0434FC0000000000CC
-:0434FD0000000000CB
-:0434FE0000000000CA
-:0434FF0000000000C9
-:0435000000000000C7
-:0435010000000000C6
-:0435020000000000C5
-:0435030000000000C4
-:0435040000000000C3
-:0435050000000000C2
-:0435060000000000C1
-:0435070000000000C0
-:0435080000000000BF
-:0435090000000000BE
-:04350A0000000000BD
-:04350B0000000000BC
-:04350C0000000000BB
-:04350D0000000000BA
-:04350E0000000000B9
-:04350F0000000000B8
-:0435100000000000B7
-:0435110000000000B6
-:0435120000000000B5
-:0435130000000000B4
-:0435140000000000B3
-:0435150000000000B2
-:0435160000000000B1
-:0435170000000000B0
-:0435180000000000AF
-:0435190000000000AE
-:04351A0000000000AD
-:04351B0000000000AC
-:04351C0000000000AB
-:04351D0000000000AA
-:04351E0000000000A9
-:04351F0000000000A8
-:0435200000000000A7
-:0435210000000000A6
-:0435220000000000A5
-:0435230000000000A4
-:0435240000000000A3
-:0435250000000000A2
-:0435260000000000A1
-:0435270000000000A0
-:04352800000000009F
-:04352900000000009E
-:04352A00000000009D
-:04352B00000000009C
-:04352C00000000009B
-:04352D00000000009A
-:04352E000000000099
-:04352F000000000098
-:043530000000000097
-:043531000000000096
-:043532000000000095
-:043533000000000094
-:043534000000000093
-:043535000000000092
-:043536000000000091
-:043537000000000090
-:04353800000000008F
-:04353900000000008E
-:04353A00000000008D
-:04353B00000000008C
-:04353C00000000008B
-:04353D00000000008A
-:04353E000000000089
-:04353F000000000088
-:043540000000000087
-:043541000000000086
-:043542000000000085
-:043543000000000084
-:043544000000000083
-:043545000000000082
-:043546000000000081
-:043547000000000080
-:04354800000000007F
-:04354900000000007E
-:04354A00000000007D
-:04354B00000000007C
-:04354C00000000007B
-:04354D00000000007A
-:04354E000000000079
-:04354F000000000078
-:043550000000000077
-:043551000000000076
-:043552000000000075
-:043553000000000074
-:043554000000000073
-:043555000000000072
-:043556000000000071
-:043557000000000070
-:04355800000000006F
-:04355900000000006E
-:04355A00000000006D
-:04355B00000000006C
-:04355C00000000006B
-:04355D00000000006A
-:04355E000000000069
-:04355F000000000068
-:043560000000000067
-:043561000000000066
-:043562000000000065
-:043563000000000064
-:043564000000000063
-:043565000000000062
-:043566000000000061
-:043567000000000060
-:04356800000000005F
-:04356900000000005E
-:04356A00000000005D
-:04356B00000000005C
-:04356C00000000005B
-:04356D00000000005A
-:04356E000000000059
-:04356F000000000058
-:043570000000000057
-:043571000000000056
-:043572000000000055
-:043573000000000054
-:043574000000000053
-:043575000000000052
-:043576000000000051
-:043577000000000050
-:04357800000000004F
-:04357900000000004E
-:04357A00000000004D
-:04357B00000000004C
-:04357C00000000004B
-:04357D00000000004A
-:04357E000000000049
-:04357F000000000048
-:043580000000000047
-:043581000000000046
-:043582000000000045
-:043583000000000044
-:043584000000000043
-:043585000000000042
-:043586000000000041
-:043587000000000040
-:04358800000000003F
-:04358900000000003E
-:04358A00000000003D
-:04358B00000000003C
-:04358C00000000003B
-:04358D00000000003A
-:04358E000000000039
-:04358F000000000038
-:043590000000000037
-:043591000000000036
-:043592000000000035
-:043593000000000034
-:043594000000000033
-:043595000000000032
-:043596000000000031
-:043597000000000030
-:04359800000000002F
-:04359900000000002E
-:04359A00000000002D
-:04359B00000000002C
-:04359C00000000002B
-:04359D00000000002A
-:04359E000000000029
-:04359F000000000028
-:0435A0000000000027
-:0435A1000000000026
-:0435A2000000000025
-:0435A3000000000024
-:0435A4000000000023
-:0435A5000000000022
-:0435A6000000000021
-:0435A7000000000020
-:0435A800000000001F
-:0435A900000000001E
-:0435AA00000000001D
-:0435AB00000000001C
-:0435AC00000000001B
-:0435AD00000000001A
-:0435AE000000000019
-:0435AF000000000018
-:0435B0000000000017
-:0435B1000000000016
-:0435B2000000000015
-:0435B3000000000014
-:0435B4000000000013
-:0435B5000000000012
-:0435B6000000000011
-:0435B7000000000010
-:0435B800000000000F
-:0435B900000000000E
-:0435BA00000000000D
-:0435BB00000000000C
-:0435BC00000000000B
-:0435BD00000000000A
-:0435BE000000000009
-:0435BF000000000008
-:0435C0000000000007
-:0435C1000000000006
-:0435C2000000000005
-:0435C3000000000004
-:0435C4000000000003
-:0435C5000000000002
-:0435C6000000000001
-:0435C7000000000000
-:0435C80000000000FF
-:0435C90000000000FE
-:0435CA0000000000FD
-:0435CB0000000000FC
-:0435CC0000000000FB
-:0435CD0000000000FA
-:0435CE0000000000F9
-:0435CF0000000000F8
-:0435D00000000000F7
-:0435D10000000000F6
-:0435D20000000000F5
-:0435D30000000000F4
-:0435D40000000000F3
-:0435D50000000000F2
-:0435D60000000000F1
-:0435D70000000000F0
-:0435D80000000000EF
-:0435D90000000000EE
-:0435DA0000000000ED
-:0435DB0000000000EC
-:0435DC0000000000EB
-:0435DD0000000000EA
-:0435DE0000000000E9
-:0435DF0000000000E8
-:0435E00000000000E7
-:0435E10000000000E6
-:0435E20000000000E5
-:0435E30000000000E4
-:0435E40000000000E3
-:0435E50000000000E2
-:0435E60000000000E1
-:0435E70000000000E0
-:0435E80000000000DF
-:0435E90000000000DE
-:0435EA0000000000DD
-:0435EB0000000000DC
-:0435EC0000000000DB
-:0435ED0000000000DA
-:0435EE0000000000D9
-:0435EF0000000000D8
-:0435F00000000000D7
-:0435F10000000000D6
-:0435F20000000000D5
-:0435F30000000000D4
-:0435F40000000000D3
-:0435F50000000000D2
-:0435F60000000000D1
-:0435F70000000000D0
-:0435F80000000000CF
-:0435F90000000000CE
-:0435FA0000000000CD
-:0435FB0000000000CC
-:0435FC0000000000CB
-:0435FD0000000000CA
-:0435FE0000000000C9
-:0435FF0000000000C8
-:0436000000000000C6
-:0436010000000000C5
-:0436020000000000C4
-:0436030000000000C3
-:0436040000000000C2
-:0436050000000000C1
-:0436060000000000C0
-:0436070000000000BF
-:0436080000000000BE
-:0436090000000000BD
-:04360A0000000000BC
-:04360B0000000000BB
-:04360C0000000000BA
-:04360D0000000000B9
-:04360E0000000000B8
-:04360F0000000000B7
-:0436100000000000B6
-:0436110000000000B5
-:0436120000000000B4
-:0436130000000000B3
-:0436140000000000B2
-:0436150000000000B1
-:0436160000000000B0
-:0436170000000000AF
-:0436180000000000AE
-:0436190000000000AD
-:04361A0000000000AC
-:04361B0000000000AB
-:04361C0000000000AA
-:04361D0000000000A9
-:04361E0000000000A8
-:04361F0000000000A7
-:0436200000000000A6
-:0436210000000000A5
-:0436220000000000A4
-:0436230000000000A3
-:0436240000000000A2
-:0436250000000000A1
-:0436260000000000A0
-:04362700000000009F
-:04362800000000009E
-:04362900000000009D
-:04362A00000000009C
-:04362B00000000009B
-:04362C00000000009A
-:04362D000000000099
-:04362E000000000098
-:04362F000000000097
-:043630000000000096
-:043631000000000095
-:043632000000000094
-:043633000000000093
-:043634000000000092
-:043635000000000091
-:043636000000000090
-:04363700000000008F
-:04363800000000008E
-:04363900000000008D
-:04363A00000000008C
-:04363B00000000008B
-:04363C00000000008A
-:04363D000000000089
-:04363E000000000088
-:04363F000000000087
-:043640000000000086
-:043641000000000085
-:043642000000000084
-:043643000000000083
-:043644000000000082
-:043645000000000081
-:043646000000000080
-:04364700000000007F
-:04364800000000007E
-:04364900000000007D
-:04364A00000000007C
-:04364B00000000007B
-:04364C00000000007A
-:04364D000000000079
-:04364E000000000078
-:04364F000000000077
-:043650000000000076
-:043651000000000075
-:043652000000000074
-:043653000000000073
-:043654000000000072
-:043655000000000071
-:043656000000000070
-:04365700000000006F
-:04365800000000006E
-:04365900000000006D
-:04365A00000000006C
-:04365B00000000006B
-:04365C00000000006A
-:04365D000000000069
-:04365E000000000068
-:04365F000000000067
-:043660000000000066
-:043661000000000065
-:043662000000000064
-:043663000000000063
-:043664000000000062
-:043665000000000061
-:043666000000000060
-:04366700000000005F
-:04366800000000005E
-:04366900000000005D
-:04366A00000000005C
-:04366B00000000005B
-:04366C00000000005A
-:04366D000000000059
-:04366E000000000058
-:04366F000000000057
-:043670000000000056
-:043671000000000055
-:043672000000000054
-:043673000000000053
-:043674000000000052
-:043675000000000051
-:043676000000000050
-:04367700000000004F
-:04367800000000004E
-:04367900000000004D
-:04367A00000000004C
-:04367B00000000004B
-:04367C00000000004A
-:04367D000000000049
-:04367E000000000048
-:04367F000000000047
-:043680000000000046
-:043681000000000045
-:043682000000000044
-:043683000000000043
-:043684000000000042
-:043685000000000041
-:043686000000000040
-:04368700000000003F
-:04368800000000003E
-:04368900000000003D
-:04368A00000000003C
-:04368B00000000003B
-:04368C00000000003A
-:04368D000000000039
-:04368E000000000038
-:04368F000000000037
-:043690000000000036
-:043691000000000035
-:043692000000000034
-:043693000000000033
-:043694000000000032
-:043695000000000031
-:043696000000000030
-:04369700000000002F
-:04369800000000002E
-:04369900000000002D
-:04369A00000000002C
-:04369B00000000002B
-:04369C00000000002A
-:04369D000000000029
-:04369E000000000028
-:04369F000000000027
-:0436A0000000000026
-:0436A1000000000025
-:0436A2000000000024
-:0436A3000000000023
-:0436A4000000000022
-:0436A5000000000021
-:0436A6000000000020
-:0436A700000000001F
-:0436A800000000001E
-:0436A900000000001D
-:0436AA00000000001C
-:0436AB00000000001B
-:0436AC00000000001A
-:0436AD000000000019
-:0436AE000000000018
-:0436AF000000000017
-:0436B0000000000016
-:0436B1000000000015
-:0436B2000000000014
-:0436B3000000000013
-:0436B4000000000012
-:0436B5000000000011
-:0436B6000000000010
-:0436B700000000000F
-:0436B800000000000E
-:0436B900000000000D
-:0436BA00000000000C
-:0436BB00000000000B
-:0436BC00000000000A
-:0436BD000000000009
-:0436BE000000000008
-:0436BF000000000007
-:0436C0000000000006
-:0436C1000000000005
-:0436C2000000000004
-:0436C3000000000003
-:0436C4000000000002
-:0436C5000000000001
-:0436C6000000000000
-:0436C70000000000FF
-:0436C80000000000FE
-:0436C90000000000FD
-:0436CA0000000000FC
-:0436CB0000000000FB
-:0436CC0000000000FA
-:0436CD0000000000F9
-:0436CE0000000000F8
-:0436CF0000000000F7
-:0436D00000000000F6
-:0436D10000000000F5
-:0436D20000000000F4
-:0436D30000000000F3
-:0436D40000000000F2
-:0436D50000000000F1
-:0436D60000000000F0
-:0436D70000000000EF
-:0436D80000000000EE
-:0436D90000000000ED
-:0436DA0000000000EC
-:0436DB0000000000EB
-:0436DC0000000000EA
-:0436DD0000000000E9
-:0436DE0000000000E8
-:0436DF0000000000E7
-:0436E00000000000E6
-:0436E10000000000E5
-:0436E20000000000E4
-:0436E30000000000E3
-:0436E40000000000E2
-:0436E50000000000E1
-:0436E60000000000E0
-:0436E70000000000DF
-:0436E80000000000DE
-:0436E90000000000DD
-:0436EA0000000000DC
-:0436EB0000000000DB
-:0436EC0000000000DA
-:0436ED0000000000D9
-:0436EE0000000000D8
-:0436EF0000000000D7
-:0436F00000000000D6
-:0436F10000000000D5
-:0436F20000000000D4
-:0436F30000000000D3
-:0436F40000000000D2
-:0436F50000000000D1
-:0436F60000000000D0
-:0436F70000000000CF
-:0436F80000000000CE
-:0436F90000000000CD
-:0436FA0000000000CC
-:0436FB0000000000CB
-:0436FC0000000000CA
-:0436FD0000000000C9
-:0436FE0000000000C8
-:0436FF0000000000C7
-:0437000000000000C5
-:0437010000000000C4
-:0437020000000000C3
-:0437030000000000C2
-:0437040000000000C1
-:0437050000000000C0
-:0437060000000000BF
-:0437070000000000BE
-:0437080000000000BD
-:0437090000000000BC
-:04370A0000000000BB
-:04370B0000000000BA
-:04370C0000000000B9
-:04370D0000000000B8
-:04370E0000000000B7
-:04370F0000000000B6
-:0437100000000000B5
-:0437110000000000B4
-:0437120000000000B3
-:0437130000000000B2
-:0437140000000000B1
-:0437150000000000B0
-:0437160000000000AF
-:0437170000000000AE
-:0437180000000000AD
-:0437190000000000AC
-:04371A0000000000AB
-:04371B0000000000AA
-:04371C0000000000A9
-:04371D0000000000A8
-:04371E0000000000A7
-:04371F0000000000A6
-:0437200000000000A5
-:0437210000000000A4
-:0437220000000000A3
-:0437230000000000A2
-:0437240000000000A1
-:0437250000000000A0
-:04372600000000009F
-:04372700000000009E
-:04372800000000009D
-:04372900000000009C
-:04372A00000000009B
-:04372B00000000009A
-:04372C000000000099
-:04372D000000000098
-:04372E000000000097
-:04372F000000000096
-:043730000000000095
-:043731000000000094
-:043732000000000093
-:043733000000000092
-:043734000000000091
-:043735000000000090
-:04373600000000008F
-:04373700000000008E
-:04373800000000008D
-:04373900000000008C
-:04373A00000000008B
-:04373B00000000008A
-:04373C000000000089
-:04373D000000000088
-:04373E000000000087
-:04373F000000000086
-:043740000000000085
-:043741000000000084
-:043742000000000083
-:043743000000000082
-:043744000000000081
-:043745000000000080
-:04374600000000007F
-:04374700000000007E
-:04374800000000007D
-:04374900000000007C
-:04374A00000000007B
-:04374B00000000007A
-:04374C000000000079
-:04374D000000000078
-:04374E000000000077
-:04374F000000000076
-:043750000000000075
-:043751000000000074
-:043752000000000073
-:043753000000000072
-:043754000000000071
-:043755000000000070
-:04375600000000006F
-:04375700000000006E
-:04375800000000006D
-:04375900000000006C
-:04375A00000000006B
-:04375B00000000006A
-:04375C000000000069
-:04375D000000000068
-:04375E000000000067
-:04375F000000000066
-:043760000000000065
-:043761000000000064
-:043762000000000063
-:043763000000000062
-:043764000000000061
-:043765000000000060
-:04376600000000005F
-:04376700000000005E
-:04376800000000005D
-:04376900000000005C
-:04376A00000000005B
-:04376B00000000005A
-:04376C000000000059
-:04376D000000000058
-:04376E000000000057
-:04376F000000000056
-:043770000000000055
-:043771000000000054
-:043772000000000053
-:043773000000000052
-:043774000000000051
-:043775000000000050
-:04377600000000004F
-:04377700000000004E
-:04377800000000004D
-:04377900000000004C
-:04377A00000000004B
-:04377B00000000004A
-:04377C000000000049
-:04377D000000000048
-:04377E000000000047
-:04377F000000000046
-:043780000000000045
-:043781000000000044
-:043782000000000043
-:043783000000000042
-:043784000000000041
-:043785000000000040
-:04378600000000003F
-:04378700000000003E
-:04378800000000003D
-:04378900000000003C
-:04378A00000000003B
-:04378B00000000003A
-:04378C000000000039
-:04378D000000000038
-:04378E000000000037
-:04378F000000000036
-:043790000000000035
-:043791000000000034
-:043792000000000033
-:043793000000000032
-:043794000000000031
-:043795000000000030
-:04379600000000002F
-:04379700000000002E
-:04379800000000002D
-:04379900000000002C
-:04379A00000000002B
-:04379B00000000002A
-:04379C000000000029
-:04379D000000000028
-:04379E000000000027
-:04379F000000000026
-:0437A0000000000025
-:0437A1000000000024
-:0437A2000000000023
-:0437A3000000000022
-:0437A4000000000021
-:0437A5000000000020
-:0437A600000000001F
-:0437A700000000001E
-:0437A800000000001D
-:0437A900000000001C
-:0437AA00000000001B
-:0437AB00000000001A
-:0437AC000000000019
-:0437AD000000000018
-:0437AE000000000017
-:0437AF000000000016
-:0437B0000000000015
-:0437B1000000000014
-:0437B2000000000013
-:0437B3000000000012
-:0437B4000000000011
-:0437B5000000000010
-:0437B600000000000F
-:0437B700000000000E
-:0437B800000000000D
-:0437B900000000000C
-:0437BA00000000000B
-:0437BB00000000000A
-:0437BC000000000009
-:0437BD000000000008
-:0437BE000000000007
-:0437BF000000000006
-:0437C0000000000005
-:0437C1000000000004
-:0437C2000000000003
-:0437C3000000000002
-:0437C4000000000001
-:0437C5000000000000
-:0437C60000000000FF
-:0437C70000000000FE
-:0437C80000000000FD
-:0437C90000000000FC
-:0437CA0000000000FB
-:0437CB0000000000FA
-:0437CC0000000000F9
-:0437CD0000000000F8
-:0437CE0000000000F7
-:0437CF0000000000F6
-:0437D00000000000F5
-:0437D10000000000F4
-:0437D20000000000F3
-:0437D30000000000F2
-:0437D40000000000F1
-:0437D50000000000F0
-:0437D60000000000EF
-:0437D70000000000EE
-:0437D80000000000ED
-:0437D90000000000EC
-:0437DA0000000000EB
-:0437DB0000000000EA
-:0437DC0000000000E9
-:0437DD0000000000E8
-:0437DE0000000000E7
-:0437DF0000000000E6
-:0437E00000000000E5
-:0437E10000000000E4
-:0437E20000000000E3
-:0437E30000000000E2
-:0437E40000000000E1
-:0437E50000000000E0
-:0437E60000000000DF
-:0437E70000000000DE
-:0437E80000000000DD
-:0437E90000000000DC
-:0437EA0000000000DB
-:0437EB0000000000DA
-:0437EC0000000000D9
-:0437ED0000000000D8
-:0437EE0000000000D7
-:0437EF0000000000D6
-:0437F00000000000D5
-:0437F10000000000D4
-:0437F20000000000D3
-:0437F30000000000D2
-:0437F40000000000D1
-:0437F50000000000D0
-:0437F60000000000CF
-:0437F70000000000CE
-:0437F80000000000CD
-:0437F90000000000CC
-:0437FA0000000000CB
-:0437FB0000000000CA
-:0437FC0000000000C9
-:0437FD0000000000C8
-:0437FE0000000000C7
-:0437FF0000000000C6
-:0438000000000000C4
-:0438010000000000C3
-:0438020000000000C2
-:0438030000000000C1
-:0438040000000000C0
-:0438050000000000BF
-:0438060000000000BE
-:0438070000000000BD
-:0438080000000000BC
-:0438090000000000BB
-:04380A0000000000BA
-:04380B0000000000B9
-:04380C0000000000B8
-:04380D0000000000B7
-:04380E0000000000B6
-:04380F0000000000B5
-:0438100000000000B4
-:0438110000000000B3
-:0438120000000000B2
-:0438130000000000B1
-:0438140000000000B0
-:0438150000000000AF
-:0438160000000000AE
-:0438170000000000AD
-:0438180000000000AC
-:0438190000000000AB
-:04381A0000000000AA
-:04381B0000000000A9
-:04381C0000000000A8
-:04381D0000000000A7
-:04381E0000000000A6
-:04381F0000000000A5
-:0438200000000000A4
-:0438210000000000A3
-:0438220000000000A2
-:0438230000000000A1
-:0438240000000000A0
-:04382500000000009F
-:04382600000000009E
-:04382700000000009D
-:04382800000000009C
-:04382900000000009B
-:04382A00000000009A
-:04382B000000000099
-:04382C000000000098
-:04382D000000000097
-:04382E000000000096
-:04382F000000000095
-:043830000000000094
-:043831000000000093
-:043832000000000092
-:043833000000000091
-:043834000000000090
-:04383500000000008F
-:04383600000000008E
-:04383700000000008D
-:04383800000000008C
-:04383900000000008B
-:04383A00000000008A
-:04383B000000000089
-:04383C000000000088
-:04383D000000000087
-:04383E000000000086
-:04383F000000000085
-:043840000000000084
-:043841000000000083
-:043842000000000082
-:043843000000000081
-:043844000000000080
-:04384500000000007F
-:04384600000000007E
-:04384700000000007D
-:04384800000000007C
-:04384900000000007B
-:04384A00000000007A
-:04384B000000000079
-:04384C000000000078
-:04384D000000000077
-:04384E000000000076
-:04384F000000000075
-:043850000000000074
-:043851000000000073
-:043852000000000072
-:043853000000000071
-:043854000000000070
-:04385500000000006F
-:04385600000000006E
-:04385700000000006D
-:04385800000000006C
-:04385900000000006B
-:04385A00000000006A
-:04385B000000000069
-:04385C000000000068
-:04385D000000000067
-:04385E000000000066
-:04385F000000000065
-:043860000000000064
-:043861000000000063
-:043862000000000062
-:043863000000000061
-:043864000000000060
-:04386500000000005F
-:04386600000000005E
-:04386700000000005D
-:04386800000000005C
-:04386900000000005B
-:04386A00000000005A
-:04386B000000000059
-:04386C000000000058
-:04386D000000000057
-:04386E000000000056
-:04386F000000000055
-:043870000000000054
-:043871000000000053
-:043872000000000052
-:043873000000000051
-:043874000000000050
-:04387500000000004F
-:04387600000000004E
-:04387700000000004D
-:04387800000000004C
-:04387900000000004B
-:04387A00000000004A
-:04387B000000000049
-:04387C000000000048
-:04387D000000000047
-:04387E000000000046
-:04387F000000000045
-:043880000000000044
-:043881000000000043
-:043882000000000042
-:043883000000000041
-:043884000000000040
-:04388500000000003F
-:04388600000000003E
-:04388700000000003D
-:04388800000000003C
-:04388900000000003B
-:04388A00000000003A
-:04388B000000000039
-:04388C000000000038
-:04388D000000000037
-:04388E000000000036
-:04388F000000000035
-:043890000000000034
-:043891000000000033
-:043892000000000032
-:043893000000000031
-:043894000000000030
-:04389500000000002F
-:04389600000000002E
-:04389700000000002D
-:04389800000000002C
-:04389900000000002B
-:04389A00000000002A
-:04389B000000000029
-:04389C000000000028
-:04389D000000000027
-:04389E000000000026
-:04389F000000000025
-:0438A0000000000024
-:0438A1000000000023
-:0438A2000000000022
-:0438A3000000000021
-:0438A4000000000020
-:0438A500000000001F
-:0438A600000000001E
-:0438A700000000001D
-:0438A800000000001C
-:0438A900000000001B
-:0438AA00000000001A
-:0438AB000000000019
-:0438AC000000000018
-:0438AD000000000017
-:0438AE000000000016
-:0438AF000000000015
-:0438B0000000000014
-:0438B1000000000013
-:0438B2000000000012
-:0438B3000000000011
-:0438B4000000000010
-:0438B500000000000F
-:0438B600000000000E
-:0438B700000000000D
-:0438B800000000000C
-:0438B900000000000B
-:0438BA00000000000A
-:0438BB000000000009
-:0438BC000000000008
-:0438BD000000000007
-:0438BE000000000006
-:0438BF000000000005
-:0438C0000000000004
-:0438C1000000000003
-:0438C2000000000002
-:0438C3000000000001
-:0438C4000000000000
-:0438C50000000000FF
-:0438C60000000000FE
-:0438C70000000000FD
-:0438C80000000000FC
-:0438C90000000000FB
-:0438CA0000000000FA
-:0438CB0000000000F9
-:0438CC0000000000F8
-:0438CD0000000000F7
-:0438CE0000000000F6
-:0438CF0000000000F5
-:0438D00000000000F4
-:0438D10000000000F3
-:0438D20000000000F2
-:0438D30000000000F1
-:0438D40000000000F0
-:0438D50000000000EF
-:0438D60000000000EE
-:0438D70000000000ED
-:0438D80000000000EC
-:0438D90000000000EB
-:0438DA0000000000EA
-:0438DB0000000000E9
-:0438DC0000000000E8
-:0438DD0000000000E7
-:0438DE0000000000E6
-:0438DF0000000000E5
-:0438E00000000000E4
-:0438E10000000000E3
-:0438E20000000000E2
-:0438E30000000000E1
-:0438E40000000000E0
-:0438E50000000000DF
-:0438E60000000000DE
-:0438E70000000000DD
-:0438E80000000000DC
-:0438E90000000000DB
-:0438EA0000000000DA
-:0438EB0000000000D9
-:0438EC0000000000D8
-:0438ED0000000000D7
-:0438EE0000000000D6
-:0438EF0000000000D5
-:0438F00000000000D4
-:0438F10000000000D3
-:0438F20000000000D2
-:0438F30000000000D1
-:0438F40000000000D0
-:0438F50000000000CF
-:0438F60000000000CE
-:0438F70000000000CD
-:0438F80000000000CC
-:0438F90000000000CB
-:0438FA0000000000CA
-:0438FB0000000000C9
-:0438FC0000000000C8
-:0438FD0000000000C7
-:0438FE0000000000C6
-:0438FF0000000000C5
-:0439000000000000C3
-:0439010000000000C2
-:0439020000000000C1
-:0439030000000000C0
-:0439040000000000BF
-:0439050000000000BE
-:0439060000000000BD
-:0439070000000000BC
-:0439080000000000BB
-:0439090000000000BA
-:04390A0000000000B9
-:04390B0000000000B8
-:04390C0000000000B7
-:04390D0000000000B6
-:04390E0000000000B5
-:04390F0000000000B4
-:0439100000000000B3
-:0439110000000000B2
-:0439120000000000B1
-:0439130000000000B0
-:0439140000000000AF
-:0439150000000000AE
-:0439160000000000AD
-:0439170000000000AC
-:0439180000000000AB
-:0439190000000000AA
-:04391A0000000000A9
-:04391B0000000000A8
-:04391C0000000000A7
-:04391D0000000000A6
-:04391E0000000000A5
-:04391F0000000000A4
-:0439200000000000A3
-:0439210000000000A2
-:0439220000000000A1
-:0439230000000000A0
-:04392400000000009F
-:04392500000000009E
-:04392600000000009D
-:04392700000000009C
-:04392800000000009B
-:04392900000000009A
-:04392A000000000099
-:04392B000000000098
-:04392C000000000097
-:04392D000000000096
-:04392E000000000095
-:04392F000000000094
-:043930000000000093
-:043931000000000092
-:043932000000000091
-:043933000000000090
-:04393400000000008F
-:04393500000000008E
-:04393600000000008D
-:04393700000000008C
-:04393800000000008B
-:04393900000000008A
-:04393A000000000089
-:04393B000000000088
-:04393C000000000087
-:04393D000000000086
-:04393E000000000085
-:04393F000000000084
-:043940000000000083
-:043941000000000082
-:043942000000000081
-:043943000000000080
-:04394400000000007F
-:04394500000000007E
-:04394600000000007D
-:04394700000000007C
-:04394800000000007B
-:04394900000000007A
-:04394A000000000079
-:04394B000000000078
-:04394C000000000077
-:04394D000000000076
-:04394E000000000075
-:04394F000000000074
-:043950000000000073
-:043951000000000072
-:043952000000000071
-:043953000000000070
-:04395400000000006F
-:04395500000000006E
-:04395600000000006D
-:04395700000000006C
-:04395800000000006B
-:04395900000000006A
-:04395A000000000069
-:04395B000000000068
-:04395C000000000067
-:04395D000000000066
-:04395E000000000065
-:04395F000000000064
-:043960000000000063
-:043961000000000062
-:043962000000000061
-:043963000000000060
-:04396400000000005F
-:04396500000000005E
-:04396600000000005D
-:04396700000000005C
-:04396800000000005B
-:04396900000000005A
-:04396A000000000059
-:04396B000000000058
-:04396C000000000057
-:04396D000000000056
-:04396E000000000055
-:04396F000000000054
-:043970000000000053
-:043971000000000052
-:043972000000000051
-:043973000000000050
-:04397400000000004F
-:04397500000000004E
-:04397600000000004D
-:04397700000000004C
-:04397800000000004B
-:04397900000000004A
-:04397A000000000049
-:04397B000000000048
-:04397C000000000047
-:04397D000000000046
-:04397E000000000045
-:04397F000000000044
-:043980000000000043
-:043981000000000042
-:043982000000000041
-:043983000000000040
-:04398400000000003F
-:04398500000000003E
-:04398600000000003D
-:04398700000000003C
-:04398800000000003B
-:04398900000000003A
-:04398A000000000039
-:04398B000000000038
-:04398C000000000037
-:04398D000000000036
-:04398E000000000035
-:04398F000000000034
-:043990000000000033
-:043991000000000032
-:043992000000000031
-:043993000000000030
-:04399400000000002F
-:04399500000000002E
-:04399600000000002D
-:04399700000000002C
-:04399800000000002B
-:04399900000000002A
-:04399A000000000029
-:04399B000000000028
-:04399C000000000027
-:04399D000000000026
-:04399E000000000025
-:04399F000000000024
-:0439A0000000000023
-:0439A1000000000022
-:0439A2000000000021
-:0439A3000000000020
-:0439A400000000001F
-:0439A500000000001E
-:0439A600000000001D
-:0439A700000000001C
-:0439A800000000001B
-:0439A900000000001A
-:0439AA000000000019
-:0439AB000000000018
-:0439AC000000000017
-:0439AD000000000016
-:0439AE000000000015
-:0439AF000000000014
-:0439B0000000000013
-:0439B1000000000012
-:0439B2000000000011
-:0439B3000000000010
-:0439B400000000000F
-:0439B500000000000E
-:0439B600000000000D
-:0439B700000000000C
-:0439B800000000000B
-:0439B900000000000A
-:0439BA000000000009
-:0439BB000000000008
-:0439BC000000000007
-:0439BD000000000006
-:0439BE000000000005
-:0439BF000000000004
-:0439C0000000000003
-:0439C1000000000002
-:0439C2000000000001
-:0439C3000000000000
-:0439C40000000000FF
-:0439C50000000000FE
-:0439C60000000000FD
-:0439C70000000000FC
-:0439C80000000000FB
-:0439C90000000000FA
-:0439CA0000000000F9
-:0439CB0000000000F8
-:0439CC0000000000F7
-:0439CD0000000000F6
-:0439CE0000000000F5
-:0439CF0000000000F4
-:0439D00000000000F3
-:0439D10000000000F2
-:0439D20000000000F1
-:0439D30000000000F0
-:0439D40000000000EF
-:0439D50000000000EE
-:0439D60000000000ED
-:0439D70000000000EC
-:0439D80000000000EB
-:0439D90000000000EA
-:0439DA0000000000E9
-:0439DB0000000000E8
-:0439DC0000000000E7
-:0439DD0000000000E6
-:0439DE0000000000E5
-:0439DF0000000000E4
-:0439E00000000000E3
-:0439E10000000000E2
-:0439E20000000000E1
-:0439E30000000000E0
-:0439E40000000000DF
-:0439E50000000000DE
-:0439E60000000000DD
-:0439E70000000000DC
-:0439E80000000000DB
-:0439E90000000000DA
-:0439EA0000000000D9
-:0439EB0000000000D8
-:0439EC0000000000D7
-:0439ED0000000000D6
-:0439EE0000000000D5
-:0439EF0000000000D4
-:0439F00000000000D3
-:0439F10000000000D2
-:0439F20000000000D1
-:0439F30000000000D0
-:0439F40000000000CF
-:0439F50000000000CE
-:0439F60000000000CD
-:0439F70000000000CC
-:0439F80000000000CB
-:0439F90000000000CA
-:0439FA0000000000C9
-:0439FB0000000000C8
-:0439FC0000000000C7
-:0439FD0000000000C6
-:0439FE0000000000C5
-:0439FF0000000000C4
-:043A000000000000C2
-:043A010000000000C1
-:043A020000000000C0
-:043A030000000000BF
-:043A040000000000BE
-:043A050000000000BD
-:043A060000000000BC
-:043A070000000000BB
-:043A080000000000BA
-:043A090000000000B9
-:043A0A0000000000B8
-:043A0B0000000000B7
-:043A0C0000000000B6
-:043A0D0000000000B5
-:043A0E0000000000B4
-:043A0F0000000000B3
-:043A100000000000B2
-:043A110000000000B1
-:043A120000000000B0
-:043A130000000000AF
-:043A140000000000AE
-:043A150000000000AD
-:043A160000000000AC
-:043A170000000000AB
-:043A180000000000AA
-:043A190000000000A9
-:043A1A0000000000A8
-:043A1B0000000000A7
-:043A1C0000000000A6
-:043A1D0000000000A5
-:043A1E0000000000A4
-:043A1F0000000000A3
-:043A200000000000A2
-:043A210000000000A1
-:043A220000000000A0
-:043A2300000000009F
-:043A2400000000009E
-:043A2500000000009D
-:043A2600000000009C
-:043A2700000000009B
-:043A2800000000009A
-:043A29000000000099
-:043A2A000000000098
-:043A2B000000000097
-:043A2C000000000096
-:043A2D000000000095
-:043A2E000000000094
-:043A2F000000000093
-:043A30000000000092
-:043A31000000000091
-:043A32000000000090
-:043A3300000000008F
-:043A3400000000008E
-:043A3500000000008D
-:043A3600000000008C
-:043A3700000000008B
-:043A3800000000008A
-:043A39000000000089
-:043A3A000000000088
-:043A3B000000000087
-:043A3C000000000086
-:043A3D000000000085
-:043A3E000000000084
-:043A3F000000000083
-:043A40000000000082
-:043A41000000000081
-:043A42000000000080
-:043A4300000000007F
-:043A4400000000007E
-:043A4500000000007D
-:043A4600000000007C
-:043A4700000000007B
-:043A4800000000007A
-:043A49000000000079
-:043A4A000000000078
-:043A4B000000000077
-:043A4C000000000076
-:043A4D000000000075
-:043A4E000000000074
-:043A4F000000000073
-:043A50000000000072
-:043A51000000000071
-:043A52000000000070
-:043A5300000000006F
-:043A5400000000006E
-:043A5500000000006D
-:043A5600000000006C
-:043A5700000000006B
-:043A5800000000006A
-:043A59000000000069
-:043A5A000000000068
-:043A5B000000000067
-:043A5C000000000066
-:043A5D000000000065
-:043A5E000000000064
-:043A5F000000000063
-:043A60000000000062
-:043A61000000000061
-:043A62000000000060
-:043A6300000000005F
-:043A6400000000005E
-:043A6500000000005D
-:043A6600000000005C
-:043A6700000000005B
-:043A6800000000005A
-:043A69000000000059
-:043A6A000000000058
-:043A6B000000000057
-:043A6C000000000056
-:043A6D000000000055
-:043A6E000000000054
-:043A6F000000000053
-:043A70000000000052
-:043A71000000000051
-:043A72000000000050
-:043A7300000000004F
-:043A7400000000004E
-:043A7500000000004D
-:043A7600000000004C
-:043A7700000000004B
-:043A7800000000004A
-:043A79000000000049
-:043A7A000000000048
-:043A7B000000000047
-:043A7C000000000046
-:043A7D000000000045
-:043A7E000000000044
-:043A7F000000000043
-:043A80000000000042
-:043A81000000000041
-:043A82000000000040
-:043A8300000000003F
-:043A8400000000003E
-:043A8500000000003D
-:043A8600000000003C
-:043A8700000000003B
-:043A8800000000003A
-:043A89000000000039
-:043A8A000000000038
-:043A8B000000000037
-:043A8C000000000036
-:043A8D000000000035
-:043A8E000000000034
-:043A8F000000000033
-:043A90000000000032
-:043A91000000000031
-:043A92000000000030
-:043A9300000000002F
-:043A9400000000002E
-:043A9500000000002D
-:043A9600000000002C
-:043A9700000000002B
-:043A9800000000002A
-:043A99000000000029
-:043A9A000000000028
-:043A9B000000000027
-:043A9C000000000026
-:043A9D000000000025
-:043A9E000000000024
-:043A9F000000000023
-:043AA0000000000022
-:043AA1000000000021
-:043AA2000000000020
-:043AA300000000001F
-:043AA400000000001E
-:043AA500000000001D
-:043AA600000000001C
-:043AA700000000001B
-:043AA800000000001A
-:043AA9000000000019
-:043AAA000000000018
-:043AAB000000000017
-:043AAC000000000016
-:043AAD000000000015
-:043AAE000000000014
-:043AAF000000000013
-:043AB0000000000012
-:043AB1000000000011
-:043AB2000000000010
-:043AB300000000000F
-:043AB400000000000E
-:043AB500000000000D
-:043AB600000000000C
-:043AB700000000000B
-:043AB800000000000A
-:043AB9000000000009
-:043ABA000000000008
-:043ABB000000000007
-:043ABC000000000006
-:043ABD000000000005
-:043ABE000000000004
-:043ABF000000000003
-:043AC0000000000002
-:043AC1000000000001
-:043AC2000000000000
-:043AC30000000000FF
-:043AC40000000000FE
-:043AC50000000000FD
-:043AC60000000000FC
-:043AC70000000000FB
-:043AC80000000000FA
-:043AC90000000000F9
-:043ACA0000000000F8
-:043ACB0000000000F7
-:043ACC0000000000F6
-:043ACD0000000000F5
-:043ACE0000000000F4
-:043ACF0000000000F3
-:043AD00000000000F2
-:043AD10000000000F1
-:043AD20000000000F0
-:043AD30000000000EF
-:043AD40000000000EE
-:043AD50000000000ED
-:043AD60000000000EC
-:043AD70000000000EB
-:043AD80000000000EA
-:043AD90000000000E9
-:043ADA0000000000E8
-:043ADB0000000000E7
-:043ADC0000000000E6
-:043ADD0000000000E5
-:043ADE0000000000E4
-:043ADF0000000000E3
-:043AE00000000000E2
-:043AE10000000000E1
-:043AE20000000000E0
-:043AE30000000000DF
-:043AE40000000000DE
-:043AE50000000000DD
-:043AE60000000000DC
-:043AE70000000000DB
-:043AE80000000000DA
-:043AE90000000000D9
-:043AEA0000000000D8
-:043AEB0000000000D7
-:043AEC0000000000D6
-:043AED0000000000D5
-:043AEE0000000000D4
-:043AEF0000000000D3
-:043AF00000000000D2
-:043AF10000000000D1
-:043AF20000000000D0
-:043AF30000000000CF
-:043AF40000000000CE
-:043AF50000000000CD
-:043AF60000000000CC
-:043AF70000000000CB
-:043AF80000000000CA
-:043AF90000000000C9
-:043AFA0000000000C8
-:043AFB0000000000C7
-:043AFC0000000000C6
-:043AFD0000000000C5
-:043AFE0000000000C4
-:043AFF0000000000C3
-:043B000000000000C1
-:043B010000000000C0
-:043B020000000000BF
-:043B030000000000BE
-:043B040000000000BD
-:043B050000000000BC
-:043B060000000000BB
-:043B070000000000BA
-:043B080000000000B9
-:043B090000000000B8
-:043B0A0000000000B7
-:043B0B0000000000B6
-:043B0C0000000000B5
-:043B0D0000000000B4
-:043B0E0000000000B3
-:043B0F0000000000B2
-:043B100000000000B1
-:043B110000000000B0
-:043B120000000000AF
-:043B130000000000AE
-:043B140000000000AD
-:043B150000000000AC
-:043B160000000000AB
-:043B170000000000AA
-:043B180000000000A9
-:043B190000000000A8
-:043B1A0000000000A7
-:043B1B0000000000A6
-:043B1C0000000000A5
-:043B1D0000000000A4
-:043B1E0000000000A3
-:043B1F0000000000A2
-:043B200000000000A1
-:043B210000000000A0
-:043B2200000000009F
-:043B2300000000009E
-:043B2400000000009D
-:043B2500000000009C
-:043B2600000000009B
-:043B2700000000009A
-:043B28000000000099
-:043B29000000000098
-:043B2A000000000097
-:043B2B000000000096
-:043B2C000000000095
-:043B2D000000000094
-:043B2E000000000093
-:043B2F000000000092
-:043B30000000000091
-:043B31000000000090
-:043B3200000000008F
-:043B3300000000008E
-:043B3400000000008D
-:043B3500000000008C
-:043B3600000000008B
-:043B3700000000008A
-:043B38000000000089
-:043B39000000000088
-:043B3A000000000087
-:043B3B000000000086
-:043B3C000000000085
-:043B3D000000000084
-:043B3E000000000083
-:043B3F000000000082
-:043B40000000000081
-:043B41000000000080
-:043B4200000000007F
-:043B4300000000007E
-:043B4400000000007D
-:043B4500000000007C
-:043B4600000000007B
-:043B4700000000007A
-:043B48000000000079
-:043B49000000000078
-:043B4A000000000077
-:043B4B000000000076
-:043B4C000000000075
-:043B4D000000000074
-:043B4E000000000073
-:043B4F000000000072
-:043B50000000000071
-:043B51000000000070
-:043B5200000000006F
-:043B5300000000006E
-:043B5400000000006D
-:043B5500000000006C
-:043B5600000000006B
-:043B5700000000006A
-:043B58000000000069
-:043B59000000000068
-:043B5A000000000067
-:043B5B000000000066
-:043B5C000000000065
-:043B5D000000000064
-:043B5E000000000063
-:043B5F000000000062
-:043B60000000000061
-:043B61000000000060
-:043B6200000000005F
-:043B6300000000005E
-:043B6400000000005D
-:043B6500000000005C
-:043B6600000000005B
-:043B6700000000005A
-:043B68000000000059
-:043B69000000000058
-:043B6A000000000057
-:043B6B000000000056
-:043B6C000000000055
-:043B6D000000000054
-:043B6E000000000053
-:043B6F000000000052
-:043B70000000000051
-:043B71000000000050
-:043B7200000000004F
-:043B7300000000004E
-:043B7400000000004D
-:043B7500000000004C
-:043B7600000000004B
-:043B7700000000004A
-:043B78000000000049
-:043B79000000000048
-:043B7A000000000047
-:043B7B000000000046
-:043B7C000000000045
-:043B7D000000000044
-:043B7E000000000043
-:043B7F000000000042
-:043B80000000000041
-:043B81000000000040
-:043B8200000000003F
-:043B8300000000003E
-:043B8400000000003D
-:043B8500000000003C
-:043B8600000000003B
-:043B8700000000003A
-:043B88000000000039
-:043B89000000000038
-:043B8A000000000037
-:043B8B000000000036
-:043B8C000000000035
-:043B8D000000000034
-:043B8E000000000033
-:043B8F000000000032
-:043B90000000000031
-:043B91000000000030
-:043B9200000000002F
-:043B9300000000002E
-:043B9400000000002D
-:043B9500000000002C
-:043B9600000000002B
-:043B9700000000002A
-:043B98000000000029
-:043B99000000000028
-:043B9A000000000027
-:043B9B000000000026
-:043B9C000000000025
-:043B9D000000000024
-:043B9E000000000023
-:043B9F000000000022
-:043BA0000000000021
-:043BA1000000000020
-:043BA200000000001F
-:043BA300000000001E
-:043BA400000000001D
-:043BA500000000001C
-:043BA600000000001B
-:043BA700000000001A
-:043BA8000000000019
-:043BA9000000000018
-:043BAA000000000017
-:043BAB000000000016
-:043BAC000000000015
-:043BAD000000000014
-:043BAE000000000013
-:043BAF000000000012
-:043BB0000000000011
-:043BB1000000000010
-:043BB200000000000F
-:043BB300000000000E
-:043BB400000000000D
-:043BB500000000000C
-:043BB600000000000B
-:043BB700000000000A
-:043BB8000000000009
-:043BB9000000000008
-:043BBA000000000007
-:043BBB000000000006
-:043BBC000000000005
-:043BBD000000000004
-:043BBE000000000003
-:043BBF000000000002
-:043BC0000000000001
-:043BC1000000000000
-:043BC20000000000FF
-:043BC30000000000FE
-:043BC40000000000FD
-:043BC50000000000FC
-:043BC60000000000FB
-:043BC70000000000FA
-:043BC80000000000F9
-:043BC90000000000F8
-:043BCA0000000000F7
-:043BCB0000000000F6
-:043BCC0000000000F5
-:043BCD0000000000F4
-:043BCE0000000000F3
-:043BCF0000000000F2
-:043BD00000000000F1
-:043BD10000000000F0
-:043BD20000000000EF
-:043BD30000000000EE
-:043BD40000000000ED
-:043BD50000000000EC
-:043BD60000000000EB
-:043BD70000000000EA
-:043BD80000000000E9
-:043BD90000000000E8
-:043BDA0000000000E7
-:043BDB0000000000E6
-:043BDC0000000000E5
-:043BDD0000000000E4
-:043BDE0000000000E3
-:043BDF0000000000E2
-:043BE00000000000E1
-:043BE10000000000E0
-:043BE20000000000DF
-:043BE30000000000DE
-:043BE40000000000DD
-:043BE50000000000DC
-:043BE60000000000DB
-:043BE70000000000DA
-:043BE80000000000D9
-:043BE90000000000D8
-:043BEA0000000000D7
-:043BEB0000000000D6
-:043BEC0000000000D5
-:043BED0000000000D4
-:043BEE0000000000D3
-:043BEF0000000000D2
-:043BF00000000000D1
-:043BF10000000000D0
-:043BF20000000000CF
-:043BF30000000000CE
-:043BF40000000000CD
-:043BF50000000000CC
-:043BF60000000000CB
-:043BF70000000000CA
-:043BF80000000000C9
-:043BF90000000000C8
-:043BFA0000000000C7
-:043BFB0000000000C6
-:043BFC0000000000C5
-:043BFD0000000000C4
-:043BFE0000000000C3
-:043BFF0000000000C2
-:043C000000000000C0
-:043C010000000000BF
-:043C020000000000BE
-:043C030000000000BD
-:043C040000000000BC
-:043C050000000000BB
-:043C060000000000BA
-:043C070000000000B9
-:043C080000000000B8
-:043C090000000000B7
-:043C0A0000000000B6
-:043C0B0000000000B5
-:043C0C0000000000B4
-:043C0D0000000000B3
-:043C0E0000000000B2
-:043C0F0000000000B1
-:043C100000000000B0
-:043C110000000000AF
-:043C120000000000AE
-:043C130000000000AD
-:043C140000000000AC
-:043C150000000000AB
-:043C160000000000AA
-:043C170000000000A9
-:043C180000000000A8
-:043C190000000000A7
-:043C1A0000000000A6
-:043C1B0000000000A5
-:043C1C0000000000A4
-:043C1D0000000000A3
-:043C1E0000000000A2
-:043C1F0000000000A1
-:043C200000000000A0
-:043C2100000000009F
-:043C2200000000009E
-:043C2300000000009D
-:043C2400000000009C
-:043C2500000000009B
-:043C2600000000009A
-:043C27000000000099
-:043C28000000000098
-:043C29000000000097
-:043C2A000000000096
-:043C2B000000000095
-:043C2C000000000094
-:043C2D000000000093
-:043C2E000000000092
-:043C2F000000000091
-:043C30000000000090
-:043C3100000000008F
-:043C3200000000008E
-:043C3300000000008D
-:043C3400000000008C
-:043C3500000000008B
-:043C3600000000008A
-:043C37000000000089
-:043C38000000000088
-:043C39000000000087
-:043C3A000000000086
-:043C3B000000000085
-:043C3C000000000084
-:043C3D000000000083
-:043C3E000000000082
-:043C3F000000000081
-:043C40000000000080
-:043C4100000000007F
-:043C4200000000007E
-:043C4300000000007D
-:043C4400000000007C
-:043C4500000000007B
-:043C4600000000007A
-:043C47000000000079
-:043C48000000000078
-:043C49000000000077
-:043C4A000000000076
-:043C4B000000000075
-:043C4C000000000074
-:043C4D000000000073
-:043C4E000000000072
-:043C4F000000000071
-:043C50000000000070
-:043C5100000000006F
-:043C5200000000006E
-:043C5300000000006D
-:043C5400000000006C
-:043C5500000000006B
-:043C5600000000006A
-:043C57000000000069
-:043C58000000000068
-:043C59000000000067
-:043C5A000000000066
-:043C5B000000000065
-:043C5C000000000064
-:043C5D000000000063
-:043C5E000000000062
-:043C5F000000000061
-:043C60000000000060
-:043C6100000000005F
-:043C6200000000005E
-:043C6300000000005D
-:043C6400000000005C
-:043C6500000000005B
-:043C6600000000005A
-:043C67000000000059
-:043C68000000000058
-:043C69000000000057
-:043C6A000000000056
-:043C6B000000000055
-:043C6C000000000054
-:043C6D000000000053
-:043C6E000000000052
-:043C6F000000000051
-:043C70000000000050
-:043C7100000000004F
-:043C7200000000004E
-:043C7300000000004D
-:043C7400000000004C
-:043C7500000000004B
-:043C7600000000004A
-:043C77000000000049
-:043C78000000000048
-:043C79000000000047
-:043C7A000000000046
-:043C7B000000000045
-:043C7C000000000044
-:043C7D000000000043
-:043C7E000000000042
-:043C7F000000000041
-:043C80000000000040
-:043C8100000000003F
-:043C8200000000003E
-:043C8300000000003D
-:043C8400000000003C
-:043C8500000000003B
-:043C8600000000003A
-:043C87000000000039
-:043C88000000000038
-:043C89000000000037
-:043C8A000000000036
-:043C8B000000000035
-:043C8C000000000034
-:043C8D000000000033
-:043C8E000000000032
-:043C8F000000000031
-:043C90000000000030
-:043C9100000000002F
-:043C9200000000002E
-:043C9300000000002D
-:043C9400000000002C
-:043C9500000000002B
-:043C9600000000002A
-:043C97000000000029
-:043C98000000000028
-:043C99000000000027
-:043C9A000000000026
-:043C9B000000000025
-:043C9C000000000024
-:043C9D000000000023
-:043C9E000000000022
-:043C9F000000000021
-:043CA0000000000020
-:043CA100000000001F
-:043CA200000000001E
-:043CA300000000001D
-:043CA400000000001C
-:043CA500000000001B
-:043CA600000000001A
-:043CA7000000000019
-:043CA8000000000018
-:043CA9000000000017
-:043CAA000000000016
-:043CAB000000000015
-:043CAC000000000014
-:043CAD000000000013
-:043CAE000000000012
-:043CAF000000000011
-:043CB0000000000010
-:043CB100000000000F
-:043CB200000000000E
-:043CB300000000000D
-:043CB400000000000C
-:043CB500000000000B
-:043CB600000000000A
-:043CB7000000000009
-:043CB8000000000008
-:043CB9000000000007
-:043CBA000000000006
-:043CBB000000000005
-:043CBC000000000004
-:043CBD000000000003
-:043CBE000000000002
-:043CBF000000000001
-:043CC0000000000000
-:043CC10000000000FF
-:043CC20000000000FE
-:043CC30000000000FD
-:043CC40000000000FC
-:043CC50000000000FB
-:043CC60000000000FA
-:043CC70000000000F9
-:043CC80000000000F8
-:043CC90000000000F7
-:043CCA0000000000F6
-:043CCB0000000000F5
-:043CCC0000000000F4
-:043CCD0000000000F3
-:043CCE0000000000F2
-:043CCF0000000000F1
-:043CD00000000000F0
-:043CD10000000000EF
-:043CD20000000000EE
-:043CD30000000000ED
-:043CD40000000000EC
-:043CD50000000000EB
-:043CD60000000000EA
-:043CD70000000000E9
-:043CD80000000000E8
-:043CD90000000000E7
-:043CDA0000000000E6
-:043CDB0000000000E5
-:043CDC0000000000E4
-:043CDD0000000000E3
-:043CDE0000000000E2
-:043CDF0000000000E1
-:043CE00000000000E0
-:043CE10000000000DF
-:043CE20000000000DE
-:043CE30000000000DD
-:043CE40000000000DC
-:043CE50000000000DB
-:043CE60000000000DA
-:043CE70000000000D9
-:043CE80000000000D8
-:043CE90000000000D7
-:043CEA0000000000D6
-:043CEB0000000000D5
-:043CEC0000000000D4
-:043CED0000000000D3
-:043CEE0000000000D2
-:043CEF0000000000D1
-:043CF00000000000D0
-:043CF10000000000CF
-:043CF20000000000CE
-:043CF30000000000CD
-:043CF40000000000CC
-:043CF50000000000CB
-:043CF60000000000CA
-:043CF70000000000C9
-:043CF80000000000C8
-:043CF90000000000C7
-:043CFA0000000000C6
-:043CFB0000000000C5
-:043CFC0000000000C4
-:043CFD0000000000C3
-:043CFE0000000000C2
-:043CFF0000000000C1
-:043D000000000000BF
-:043D010000000000BE
-:043D020000000000BD
-:043D030000000000BC
-:043D040000000000BB
-:043D050000000000BA
-:043D060000000000B9
-:043D070000000000B8
-:043D080000000000B7
-:043D090000000000B6
-:043D0A0000000000B5
-:043D0B0000000000B4
-:043D0C0000000000B3
-:043D0D0000000000B2
-:043D0E0000000000B1
-:043D0F0000000000B0
-:043D100000000000AF
-:043D110000000000AE
-:043D120000000000AD
-:043D130000000000AC
-:043D140000000000AB
-:043D150000000000AA
-:043D160000000000A9
-:043D170000000000A8
-:043D180000000000A7
-:043D190000000000A6
-:043D1A0000000000A5
-:043D1B0000000000A4
-:043D1C0000000000A3
-:043D1D0000000000A2
-:043D1E0000000000A1
-:043D1F0000000000A0
-:043D2000000000009F
-:043D2100000000009E
-:043D2200000000009D
-:043D2300000000009C
-:043D2400000000009B
-:043D2500000000009A
-:043D26000000000099
-:043D27000000000098
-:043D28000000000097
-:043D29000000000096
-:043D2A000000000095
-:043D2B000000000094
-:043D2C000000000093
-:043D2D000000000092
-:043D2E000000000091
-:043D2F000000000090
-:043D3000000000008F
-:043D3100000000008E
-:043D3200000000008D
-:043D3300000000008C
-:043D3400000000008B
-:043D3500000000008A
-:043D36000000000089
-:043D37000000000088
-:043D38000000000087
-:043D39000000000086
-:043D3A000000000085
-:043D3B000000000084
-:043D3C000000000083
-:043D3D000000000082
-:043D3E000000000081
-:043D3F000000000080
-:043D4000000000007F
-:043D4100000000007E
-:043D4200000000007D
-:043D4300000000007C
-:043D4400000000007B
-:043D4500000000007A
-:043D46000000000079
-:043D47000000000078
-:043D48000000000077
-:043D49000000000076
-:043D4A000000000075
-:043D4B000000000074
-:043D4C000000000073
-:043D4D000000000072
-:043D4E000000000071
-:043D4F000000000070
-:043D5000000000006F
-:043D5100000000006E
-:043D5200000000006D
-:043D5300000000006C
-:043D5400000000006B
-:043D5500000000006A
-:043D56000000000069
-:043D57000000000068
-:043D58000000000067
-:043D59000000000066
-:043D5A000000000065
-:043D5B000000000064
-:043D5C000000000063
-:043D5D000000000062
-:043D5E000000000061
-:043D5F000000000060
-:043D6000000000005F
-:043D6100000000005E
-:043D6200000000005D
-:043D6300000000005C
-:043D6400000000005B
-:043D6500000000005A
-:043D66000000000059
-:043D67000000000058
-:043D68000000000057
-:043D69000000000056
-:043D6A000000000055
-:043D6B000000000054
-:043D6C000000000053
-:043D6D000000000052
-:043D6E000000000051
-:043D6F000000000050
-:043D7000000000004F
-:043D7100000000004E
-:043D7200000000004D
-:043D7300000000004C
-:043D7400000000004B
-:043D7500000000004A
-:043D76000000000049
-:043D77000000000048
-:043D78000000000047
-:043D79000000000046
-:043D7A000000000045
-:043D7B000000000044
-:043D7C000000000043
-:043D7D000000000042
-:043D7E000000000041
-:043D7F000000000040
-:043D8000000000003F
-:043D8100000000003E
-:043D8200000000003D
-:043D8300000000003C
-:043D8400000000003B
-:043D8500000000003A
-:043D86000000000039
-:043D87000000000038
-:043D88000000000037
-:043D89000000000036
-:043D8A000000000035
-:043D8B000000000034
-:043D8C000000000033
-:043D8D000000000032
-:043D8E000000000031
-:043D8F000000000030
-:043D9000000000002F
-:043D9100000000002E
-:043D9200000000002D
-:043D9300000000002C
-:043D9400000000002B
-:043D9500000000002A
-:043D96000000000029
-:043D97000000000028
-:043D98000000000027
-:043D99000000000026
-:043D9A000000000025
-:043D9B000000000024
-:043D9C000000000023
-:043D9D000000000022
-:043D9E000000000021
-:043D9F000000000020
-:043DA000000000001F
-:043DA100000000001E
-:043DA200000000001D
-:043DA300000000001C
-:043DA400000000001B
-:043DA500000000001A
-:043DA6000000000019
-:043DA7000000000018
-:043DA8000000000017
-:043DA9000000000016
-:043DAA000000000015
-:043DAB000000000014
-:043DAC000000000013
-:043DAD000000000012
-:043DAE000000000011
-:043DAF000000000010
-:043DB000000000000F
-:043DB100000000000E
-:043DB200000000000D
-:043DB300000000000C
-:043DB400000000000B
-:043DB500000000000A
-:043DB6000000000009
-:043DB7000000000008
-:043DB8000000000007
-:043DB9000000000006
-:043DBA000000000005
-:043DBB000000000004
-:043DBC000000000003
-:043DBD000000000002
-:043DBE000000000001
-:043DBF000000000000
-:043DC00000000000FF
-:043DC10000000000FE
-:043DC20000000000FD
-:043DC30000000000FC
-:043DC40000000000FB
-:043DC50000000000FA
-:043DC60000000000F9
-:043DC70000000000F8
-:043DC80000000000F7
-:043DC90000000000F6
-:043DCA0000000000F5
-:043DCB0000000000F4
-:043DCC0000000000F3
-:043DCD0000000000F2
-:043DCE0000000000F1
-:043DCF0000000000F0
-:043DD00000000000EF
-:043DD10000000000EE
-:043DD20000000000ED
-:043DD30000000000EC
-:043DD40000000000EB
-:043DD50000000000EA
-:043DD60000000000E9
-:043DD70000000000E8
-:043DD80000000000E7
-:043DD90000000000E6
-:043DDA0000000000E5
-:043DDB0000000000E4
-:043DDC0000000000E3
-:043DDD0000000000E2
-:043DDE0000000000E1
-:043DDF0000000000E0
-:043DE00000000000DF
-:043DE10000000000DE
-:043DE20000000000DD
-:043DE30000000000DC
-:043DE40000000000DB
-:043DE50000000000DA
-:043DE60000000000D9
-:043DE70000000000D8
-:043DE80000000000D7
-:043DE90000000000D6
-:043DEA0000000000D5
-:043DEB0000000000D4
-:043DEC0000000000D3
-:043DED0000000000D2
-:043DEE0000000000D1
-:043DEF0000000000D0
-:043DF00000000000CF
-:043DF10000000000CE
-:043DF20000000000CD
-:043DF30000000000CC
-:043DF40000000000CB
-:043DF50000000000CA
-:043DF60000000000C9
-:043DF70000000000C8
-:043DF80000000000C7
-:043DF90000000000C6
-:043DFA0000000000C5
-:043DFB0000000000C4
-:043DFC0000000000C3
-:043DFD0000000000C2
-:043DFE0000000000C1
-:043DFF0000000000C0
-:043E000000000000BE
-:043E010000000000BD
-:043E020000000000BC
-:043E030000000000BB
-:043E040000000000BA
-:043E050000000000B9
-:043E060000000000B8
-:043E070000000000B7
-:043E080000000000B6
-:043E090000000000B5
-:043E0A0000000000B4
-:043E0B0000000000B3
-:043E0C0000000000B2
-:043E0D0000000000B1
-:043E0E0000000000B0
-:043E0F0000000000AF
-:043E100000000000AE
-:043E110000000000AD
-:043E120000000000AC
-:043E130000000000AB
-:043E140000000000AA
-:043E150000000000A9
-:043E160000000000A8
-:043E170000000000A7
-:043E180000000000A6
-:043E190000000000A5
-:043E1A0000000000A4
-:043E1B0000000000A3
-:043E1C0000000000A2
-:043E1D0000000000A1
-:043E1E0000000000A0
-:043E1F00000000009F
-:043E2000000000009E
-:043E2100000000009D
-:043E2200000000009C
-:043E2300000000009B
-:043E2400000000009A
-:043E25000000000099
-:043E26000000000098
-:043E27000000000097
-:043E28000000000096
-:043E29000000000095
-:043E2A000000000094
-:043E2B000000000093
-:043E2C000000000092
-:043E2D000000000091
-:043E2E000000000090
-:043E2F00000000008F
-:043E3000000000008E
-:043E3100000000008D
-:043E3200000000008C
-:043E3300000000008B
-:043E3400000000008A
-:043E35000000000089
-:043E36000000000088
-:043E37000000000087
-:043E38000000000086
-:043E39000000000085
-:043E3A000000000084
-:043E3B000000000083
-:043E3C000000000082
-:043E3D000000000081
-:043E3E000000000080
-:043E3F00000000007F
-:043E4000000000007E
-:043E4100000000007D
-:043E4200000000007C
-:043E4300000000007B
-:043E4400000000007A
-:043E45000000000079
-:043E46000000000078
-:043E47000000000077
-:043E48000000000076
-:043E49000000000075
-:043E4A000000000074
-:043E4B000000000073
-:043E4C000000000072
-:043E4D000000000071
-:043E4E000000000070
-:043E4F00000000006F
-:043E5000000000006E
-:043E5100000000006D
-:043E5200000000006C
-:043E5300000000006B
-:043E5400000000006A
-:043E55000000000069
-:043E56000000000068
-:043E57000000000067
-:043E58000000000066
-:043E59000000000065
-:043E5A000000000064
-:043E5B000000000063
-:043E5C000000000062
-:043E5D000000000061
-:043E5E000000000060
-:043E5F00000000005F
-:043E6000000000005E
-:043E6100000000005D
-:043E6200000000005C
-:043E6300000000005B
-:043E6400000000005A
-:043E65000000000059
-:043E66000000000058
-:043E67000000000057
-:043E68000000000056
-:043E69000000000055
-:043E6A000000000054
-:043E6B000000000053
-:043E6C000000000052
-:043E6D000000000051
-:043E6E000000000050
-:043E6F00000000004F
-:043E7000000000004E
-:043E7100000000004D
-:043E7200000000004C
-:043E7300000000004B
-:043E7400000000004A
-:043E75000000000049
-:043E76000000000048
-:043E77000000000047
-:043E78000000000046
-:043E79000000000045
-:043E7A000000000044
-:043E7B000000000043
-:043E7C000000000042
-:043E7D000000000041
-:043E7E000000000040
-:043E7F00000000003F
-:043E8000000000003E
-:043E8100000000003D
-:043E8200000000003C
-:043E8300000000003B
-:043E8400000000003A
-:043E85000000000039
-:043E86000000000038
-:043E87000000000037
-:043E88000000000036
-:043E89000000000035
-:043E8A000000000034
-:043E8B000000000033
-:043E8C000000000032
-:043E8D000000000031
-:043E8E000000000030
-:043E8F00000000002F
-:043E9000000000002E
-:043E9100000000002D
-:043E9200000000002C
-:043E9300000000002B
-:043E9400000000002A
-:043E95000000000029
-:043E96000000000028
-:043E97000000000027
-:043E98000000000026
-:043E99000000000025
-:043E9A000000000024
-:043E9B000000000023
-:043E9C000000000022
-:043E9D000000000021
-:043E9E000000000020
-:043E9F00000000001F
-:043EA000000000001E
-:043EA100000000001D
-:043EA200000000001C
-:043EA300000000001B
-:043EA400000000001A
-:043EA5000000000019
-:043EA6000000000018
-:043EA7000000000017
-:043EA8000000000016
-:043EA9000000000015
-:043EAA000000000014
-:043EAB000000000013
-:043EAC000000000012
-:043EAD000000000011
-:043EAE000000000010
-:043EAF00000000000F
-:043EB000000000000E
-:043EB100000000000D
-:043EB200000000000C
-:043EB300000000000B
-:043EB400000000000A
-:043EB5000000000009
-:043EB6000000000008
-:043EB7000000000007
-:043EB8000000000006
-:043EB9000000000005
-:043EBA000000000004
-:043EBB000000000003
-:043EBC000000000002
-:043EBD000000000001
-:043EBE000000000000
-:043EBF0000000000FF
-:043EC00000000000FE
-:043EC10000000000FD
-:043EC20000000000FC
-:043EC30000000000FB
-:043EC40000000000FA
-:043EC50000000000F9
-:043EC60000000000F8
-:043EC70000000000F7
-:043EC80000000000F6
-:043EC90000000000F5
-:043ECA0000000000F4
-:043ECB0000000000F3
-:043ECC0000000000F2
-:043ECD0000000000F1
-:043ECE0000000000F0
-:043ECF0000000000EF
-:043ED00000000000EE
-:043ED10000000000ED
-:043ED20000000000EC
-:043ED30000000000EB
-:043ED40000000000EA
-:043ED50000000000E9
-:043ED60000000000E8
-:043ED70000000000E7
-:043ED80000000000E6
-:043ED90000000000E5
-:043EDA0000000000E4
-:043EDB0000000000E3
-:043EDC0000000000E2
-:043EDD0000000000E1
-:043EDE0000000000E0
-:043EDF0000000000DF
-:043EE00000000000DE
-:043EE10000000000DD
-:043EE20000000000DC
-:043EE30000000000DB
-:043EE40000000000DA
-:043EE50000000000D9
-:043EE60000000000D8
-:043EE70000000000D7
-:043EE80000000000D6
-:043EE90000000000D5
-:043EEA0000000000D4
-:043EEB0000000000D3
-:043EEC0000000000D2
-:043EED0000000000D1
-:043EEE0000000000D0
-:043EEF0000000000CF
-:043EF00000000000CE
-:043EF10000000000CD
-:043EF20000000000CC
-:043EF30000000000CB
-:043EF40000000000CA
-:043EF50000000000C9
-:043EF60000000000C8
-:043EF70000000000C7
-:043EF80000000000C6
-:043EF90000000000C5
-:043EFA0000000000C4
-:043EFB0000000000C3
-:043EFC0000000000C2
-:043EFD0000000000C1
-:043EFE0000000000C0
-:043EFF0000000000BF
-:043F000000000000BD
-:043F010000000000BC
-:043F020000000000BB
-:043F030000000000BA
-:043F040000000000B9
-:043F050000000000B8
-:043F060000000000B7
-:043F070000000000B6
-:043F080000000000B5
-:043F090000000000B4
-:043F0A0000000000B3
-:043F0B0000000000B2
-:043F0C0000000000B1
-:043F0D0000000000B0
-:043F0E0000000000AF
-:043F0F0000000000AE
-:043F100000000000AD
-:043F110000000000AC
-:043F120000000000AB
-:043F130000000000AA
-:043F140000000000A9
-:043F150000000000A8
-:043F160000000000A7
-:043F170000000000A6
-:043F180000000000A5
-:043F190000000000A4
-:043F1A0000000000A3
-:043F1B0000000000A2
-:043F1C0000000000A1
-:043F1D0000000000A0
-:043F1E00000000009F
-:043F1F00000000009E
-:043F2000000000009D
-:043F2100000000009C
-:043F2200000000009B
-:043F2300000000009A
-:043F24000000000099
-:043F25000000000098
-:043F26000000000097
-:043F27000000000096
-:043F28000000000095
-:043F29000000000094
-:043F2A000000000093
-:043F2B000000000092
-:043F2C000000000091
-:043F2D000000000090
-:043F2E00000000008F
-:043F2F00000000008E
-:043F3000000000008D
-:043F3100000000008C
-:043F3200000000008B
-:043F3300000000008A
-:043F34000000000089
-:043F35000000000088
-:043F36000000000087
-:043F37000000000086
-:043F38000000000085
-:043F39000000000084
-:043F3A000000000083
-:043F3B000000000082
-:043F3C000000000081
-:043F3D000000000080
-:043F3E00000000007F
-:043F3F00000000007E
-:043F4000000000007D
-:043F4100000000007C
-:043F4200000000007B
-:043F4300000000007A
-:043F44000000000079
-:043F45000000000078
-:043F46000000000077
-:043F47000000000076
-:043F48000000000075
-:043F49000000000074
-:043F4A000000000073
-:043F4B000000000072
-:043F4C000000000071
-:043F4D000000000070
-:043F4E00000000006F
-:043F4F00000000006E
-:043F5000000000006D
-:043F5100000000006C
-:043F5200000000006B
-:043F5300000000006A
-:043F54000000000069
-:043F55000000000068
-:043F56000000000067
-:043F57000000000066
-:043F58000000000065
-:043F59000000000064
-:043F5A000000000063
-:043F5B000000000062
-:043F5C000000000061
-:043F5D000000000060
-:043F5E00000000005F
-:043F5F00000000005E
-:043F6000000000005D
-:043F6100000000005C
-:043F6200000000005B
-:043F6300000000005A
-:043F64000000000059
-:043F65000000000058
-:043F66000000000057
-:043F67000000000056
-:043F68000000000055
-:043F69000000000054
-:043F6A000000000053
-:043F6B000000000052
-:043F6C000000000051
-:043F6D000000000050
-:043F6E00000000004F
-:043F6F00000000004E
-:043F7000000000004D
-:043F7100000000004C
-:043F7200000000004B
-:043F7300000000004A
-:043F74000000000049
-:043F75000000000048
-:043F76000000000047
-:043F77000000000046
-:043F78000000000045
-:043F79000000000044
-:043F7A000000000043
-:043F7B000000000042
-:043F7C000000000041
-:043F7D000000000040
-:043F7E00000000003F
-:043F7F00000000003E
-:043F8000000000003D
-:043F8100000000003C
-:043F8200000000003B
-:043F8300000000003A
-:043F84000000000039
-:043F85000000000038
-:043F86000000000037
-:043F87000000000036
-:043F88000000000035
-:043F89000000000034
-:043F8A000000000033
-:043F8B000000000032
-:043F8C000000000031
-:043F8D000000000030
-:043F8E00000000002F
-:043F8F00000000002E
-:043F9000000000002D
-:043F9100000000002C
-:043F9200000000002B
-:043F9300000000002A
-:043F94000000000029
-:043F95000000000028
-:043F96000000000027
-:043F97000000000026
-:043F98000000000025
-:043F99000000000024
-:043F9A000000000023
-:043F9B000000000022
-:043F9C000000000021
-:043F9D000000000020
-:043F9E00000000001F
-:043F9F00000000001E
-:043FA000000000001D
-:043FA100000000001C
-:043FA200000000001B
-:043FA300000000001A
-:043FA4000000000019
-:043FA5000000000018
-:043FA6000000000017
-:043FA7000000000016
-:043FA8000000000015
-:043FA9000000000014
-:043FAA000000000013
-:043FAB000000000012
-:043FAC000000000011
-:043FAD000000000010
-:043FAE00000000000F
-:043FAF00000000000E
-:043FB000000000000D
-:043FB100000000000C
-:043FB200000000000B
-:043FB300000000000A
-:043FB4000000000009
-:043FB5000000000008
-:043FB6000000000007
-:043FB7000000000006
-:043FB8000000000005
-:043FB9000000000004
-:043FBA000000000003
-:043FBB000000000002
-:043FBC000000000001
-:043FBD000000000000
-:043FBE0000000000FF
-:043FBF0000000000FE
-:043FC00000000000FD
-:043FC10000000000FC
-:043FC20000000000FB
-:043FC30000000000FA
-:043FC40000000000F9
-:043FC50000000000F8
-:043FC60000000000F7
-:043FC70000000000F6
-:043FC80000000000F5
-:043FC90000000000F4
-:043FCA0000000000F3
-:043FCB0000000000F2
-:043FCC0000000000F1
-:043FCD0000000000F0
-:043FCE0000000000EF
-:043FCF0000000000EE
-:043FD00000000000ED
-:043FD10000000000EC
-:043FD20000000000EB
-:043FD30000000000EA
-:043FD40000000000E9
-:043FD50000000000E8
-:043FD60000000000E7
-:043FD70000000000E6
-:043FD80000000000E5
-:043FD90000000000E4
-:043FDA0000000000E3
-:043FDB0000000000E2
-:043FDC0000000000E1
-:043FDD0000000000E0
-:043FDE0000000000DF
-:043FDF0000000000DE
-:043FE00000000000DD
-:043FE10000000000DC
-:043FE20000000000DB
-:043FE30000000000DA
-:043FE40000000000D9
-:043FE50000000000D8
-:043FE60000000000D7
-:043FE70000000000D6
-:043FE80000000000D5
-:043FE90000000000D4
-:043FEA0000000000D3
-:043FEB0000000000D2
-:043FEC0000000000D1
-:043FED0000000000D0
-:043FEE0000000000CF
-:043FEF0000000000CE
-:043FF00000000000CD
-:043FF10000000000CC
-:043FF20000000000CB
-:043FF30000000000CA
-:043FF40000000000C9
-:043FF50000000000C8
-:043FF60000000000C7
-:043FF70000000000C6
-:043FF80000000000C5
-:043FF90000000000C4
-:043FFA0000000000C3
-:043FFB0000000000C2
-:043FFC0000000000C1
-:043FFD0000000000C0
-:043FFE0000000000BF
-:043FFF0000000000BE
-:0440000000000000BC
-:0440010000000000BB
-:0440020000000000BA
-:0440030000000000B9
-:0440040000000000B8
-:0440050000000000B7
-:0440060000000000B6
-:0440070000000000B5
-:0440080000000000B4
-:0440090000000000B3
-:04400A0000000000B2
-:04400B0000000000B1
-:04400C0000000000B0
-:04400D0000000000AF
-:04400E0000000000AE
-:04400F0000000000AD
-:0440100000000000AC
-:0440110000000000AB
-:0440120000000000AA
-:0440130000000000A9
-:0440140000000000A8
-:0440150000000000A7
-:0440160000000000A6
-:0440170000000000A5
-:0440180000000000A4
-:0440190000000000A3
-:04401A0000000000A2
-:04401B0000000000A1
-:04401C0000000000A0
-:04401D00000000009F
-:04401E00000000009E
-:04401F00000000009D
-:04402000000000009C
-:04402100000000009B
-:04402200000000009A
-:044023000000000099
-:044024000000000098
-:044025000000000097
-:044026000000000096
-:044027000000000095
-:044028000000000094
-:044029000000000093
-:04402A000000000092
-:04402B000000000091
-:04402C000000000090
-:04402D00000000008F
-:04402E00000000008E
-:04402F00000000008D
-:04403000000000008C
-:04403100000000008B
-:04403200000000008A
-:044033000000000089
-:044034000000000088
-:044035000000000087
-:044036000000000086
-:044037000000000085
-:044038000000000084
-:044039000000000083
-:04403A000000000082
-:04403B000000000081
-:04403C000000000080
-:04403D00000000007F
-:04403E00000000007E
-:04403F00000000007D
-:04404000000000007C
-:04404100000000007B
-:04404200000000007A
-:044043000000000079
-:044044000000000078
-:044045000000000077
-:044046000000000076
-:044047000000000075
-:044048000000000074
-:044049000000000073
-:04404A000000000072
-:04404B000000000071
-:04404C000000000070
-:04404D00000000006F
-:04404E00000000006E
-:04404F00000000006D
-:04405000000000006C
-:04405100000000006B
-:04405200000000006A
-:044053000000000069
-:044054000000000068
-:044055000000000067
-:044056000000000066
-:044057000000000065
-:044058000000000064
-:044059000000000063
-:04405A000000000062
-:04405B000000000061
-:04405C000000000060
-:04405D00000000005F
-:04405E00000000005E
-:04405F00000000005D
-:04406000000000005C
-:04406100000000005B
-:04406200000000005A
-:044063000000000059
-:044064000000000058
-:044065000000000057
-:044066000000000056
-:044067000000000055
-:044068000000000054
-:044069000000000053
-:04406A000000000052
-:04406B000000000051
-:04406C000000000050
-:04406D00000000004F
-:04406E00000000004E
-:04406F00000000004D
-:04407000000000004C
-:04407100000000004B
-:04407200000000004A
-:044073000000000049
-:044074000000000048
-:044075000000000047
-:044076000000000046
-:044077000000000045
-:044078000000000044
-:044079000000000043
-:04407A000000000042
-:04407B000000000041
-:04407C000000000040
-:04407D00000000003F
-:04407E00000000003E
-:04407F00000000003D
-:04408000000000003C
-:04408100000000003B
-:04408200000000003A
-:044083000000000039
-:044084000000000038
-:044085000000000037
-:044086000000000036
-:044087000000000035
-:044088000000000034
-:044089000000000033
-:04408A000000000032
-:04408B000000000031
-:04408C000000000030
-:04408D00000000002F
-:04408E00000000002E
-:04408F00000000002D
-:04409000000000002C
-:04409100000000002B
-:04409200000000002A
-:044093000000000029
-:044094000000000028
-:044095000000000027
-:044096000000000026
-:044097000000000025
-:044098000000000024
-:044099000000000023
-:04409A000000000022
-:04409B000000000021
-:04409C000000000020
-:04409D00000000001F
-:04409E00000000001E
-:04409F00000000001D
-:0440A000000000001C
-:0440A100000000001B
-:0440A200000000001A
-:0440A3000000000019
-:0440A4000000000018
-:0440A5000000000017
-:0440A6000000000016
-:0440A7000000000015
-:0440A8000000000014
-:0440A9000000000013
-:0440AA000000000012
-:0440AB000000000011
-:0440AC000000000010
-:0440AD00000000000F
-:0440AE00000000000E
-:0440AF00000000000D
-:0440B000000000000C
-:0440B100000000000B
-:0440B200000000000A
-:0440B3000000000009
-:0440B4000000000008
-:0440B5000000000007
-:0440B6000000000006
-:0440B7000000000005
-:0440B8000000000004
-:0440B9000000000003
-:0440BA000000000002
-:0440BB000000000001
-:0440BC000000000000
-:0440BD0000000000FF
-:0440BE0000000000FE
-:0440BF0000000000FD
-:0440C00000000000FC
-:0440C10000000000FB
-:0440C20000000000FA
-:0440C30000000000F9
-:0440C40000000000F8
-:0440C50000000000F7
-:0440C60000000000F6
-:0440C70000000000F5
-:0440C80000000000F4
-:0440C90000000000F3
-:0440CA0000000000F2
-:0440CB0000000000F1
-:0440CC0000000000F0
-:0440CD0000000000EF
-:0440CE0000000000EE
-:0440CF0000000000ED
-:0440D00000000000EC
-:0440D10000000000EB
-:0440D20000000000EA
-:0440D30000000000E9
-:0440D40000000000E8
-:0440D50000000000E7
-:0440D60000000000E6
-:0440D70000000000E5
-:0440D80000000000E4
-:0440D90000000000E3
-:0440DA0000000000E2
-:0440DB0000000000E1
-:0440DC0000000000E0
-:0440DD0000000000DF
-:0440DE0000000000DE
-:0440DF0000000000DD
-:0440E00000000000DC
-:0440E10000000000DB
-:0440E20000000000DA
-:0440E30000000000D9
-:0440E40000000000D8
-:0440E50000000000D7
-:0440E60000000000D6
-:0440E70000000000D5
-:0440E80000000000D4
-:0440E90000000000D3
-:0440EA0000000000D2
-:0440EB0000000000D1
-:0440EC0000000000D0
-:0440ED0000000000CF
-:0440EE0000000000CE
-:0440EF0000000000CD
-:0440F00000000000CC
-:0440F10000000000CB
-:0440F20000000000CA
-:0440F30000000000C9
-:0440F40000000000C8
-:0440F50000000000C7
-:0440F60000000000C6
-:0440F70000000000C5
-:0440F80000000000C4
-:0440F90000000000C3
-:0440FA0000000000C2
-:0440FB0000000000C1
-:0440FC0000000000C0
-:0440FD0000000000BF
-:0440FE0000000000BE
-:0440FF0000000000BD
-:0441000000000000BB
-:0441010000000000BA
-:0441020000000000B9
-:0441030000000000B8
-:0441040000000000B7
-:0441050000000000B6
-:0441060000000000B5
-:0441070000000000B4
-:0441080000000000B3
-:0441090000000000B2
-:04410A0000000000B1
-:04410B0000000000B0
-:04410C0000000000AF
-:04410D0000000000AE
-:04410E0000000000AD
-:04410F0000000000AC
-:0441100000000000AB
-:0441110000000000AA
-:0441120000000000A9
-:0441130000000000A8
-:0441140000000000A7
-:0441150000000000A6
-:0441160000000000A5
-:0441170000000000A4
-:0441180000000000A3
-:0441190000000000A2
-:04411A0000000000A1
-:04411B0000000000A0
-:04411C00000000009F
-:04411D00000000009E
-:04411E00000000009D
-:04411F00000000009C
-:04412000000000009B
-:04412100000000009A
-:044122000000000099
-:044123000000000098
-:044124000000000097
-:044125000000000096
-:044126000000000095
-:044127000000000094
-:044128000000000093
-:044129000000000092
-:04412A000000000091
-:04412B000000000090
-:04412C00000000008F
-:04412D00000000008E
-:04412E00000000008D
-:04412F00000000008C
-:04413000000000008B
-:04413100000000008A
-:044132000000000089
-:044133000000000088
-:044134000000000087
-:044135000000000086
-:044136000000000085
-:044137000000000084
-:044138000000000083
-:044139000000000082
-:04413A000000000081
-:04413B000000000080
-:04413C00000000007F
-:04413D00000000007E
-:04413E00000000007D
-:04413F00000000007C
-:04414000000000007B
-:04414100000000007A
-:044142000000000079
-:044143000000000078
-:044144000000000077
-:044145000000000076
-:044146000000000075
-:044147000000000074
-:044148000000000073
-:044149000000000072
-:04414A000000000071
-:04414B000000000070
-:04414C00000000006F
-:04414D00000000006E
-:04414E00000000006D
-:04414F00000000006C
-:04415000000000006B
-:04415100000000006A
-:044152000000000069
-:044153000000000068
-:044154000000000067
-:044155000000000066
-:044156000000000065
-:044157000000000064
-:044158000000000063
-:044159000000000062
-:04415A000000000061
-:04415B000000000060
-:04415C00000000005F
-:04415D00000000005E
-:04415E00000000005D
-:04415F00000000005C
-:04416000000000005B
-:04416100000000005A
-:044162000000000059
-:044163000000000058
-:044164000000000057
-:044165000000000056
-:044166000000000055
-:044167000000000054
-:044168000000000053
-:044169000000000052
-:04416A000000000051
-:04416B000000000050
-:04416C00000000004F
-:04416D00000000004E
-:04416E00000000004D
-:04416F00000000004C
-:04417000000000004B
-:04417100000000004A
-:044172000000000049
-:044173000000000048
-:044174000000000047
-:044175000000000046
-:044176000000000045
-:044177000000000044
-:044178000000000043
-:044179000000000042
-:04417A000000000041
-:04417B000000000040
-:04417C00000000003F
-:04417D00000000003E
-:04417E00000000003D
-:04417F00000000003C
-:04418000000000003B
-:04418100000000003A
-:044182000000000039
-:044183000000000038
-:044184000000000037
-:044185000000000036
-:044186000000000035
-:044187000000000034
-:044188000000000033
-:044189000000000032
-:04418A000000000031
-:04418B000000000030
-:04418C00000000002F
-:04418D00000000002E
-:04418E00000000002D
-:04418F00000000002C
-:04419000000000002B
-:04419100000000002A
-:044192000000000029
-:044193000000000028
-:044194000000000027
-:044195000000000026
-:044196000000000025
-:044197000000000024
-:044198000000000023
-:044199000000000022
-:04419A000000000021
-:04419B000000000020
-:04419C00000000001F
-:04419D00000000001E
-:04419E00000000001D
-:04419F00000000001C
-:0441A000000000001B
-:0441A100000000001A
-:0441A2000000000019
-:0441A3000000000018
-:0441A4000000000017
-:0441A5000000000016
-:0441A6000000000015
-:0441A7000000000014
-:0441A8000000000013
-:0441A9000000000012
-:0441AA000000000011
-:0441AB000000000010
-:0441AC00000000000F
-:0441AD00000000000E
-:0441AE00000000000D
-:0441AF00000000000C
-:0441B000000000000B
-:0441B100000000000A
-:0441B2000000000009
-:0441B3000000000008
-:0441B4000000000007
-:0441B5000000000006
-:0441B6000000000005
-:0441B7000000000004
-:0441B8000000000003
-:0441B9000000000002
-:0441BA000000000001
-:0441BB000000000000
-:0441BC0000000000FF
-:0441BD0000000000FE
-:0441BE0000000000FD
-:0441BF0000000000FC
-:0441C00000000000FB
-:0441C10000000000FA
-:0441C20000000000F9
-:0441C30000000000F8
-:0441C40000000000F7
-:0441C50000000000F6
-:0441C60000000000F5
-:0441C70000000000F4
-:0441C80000000000F3
-:0441C90000000000F2
-:0441CA0000000000F1
-:0441CB0000000000F0
-:0441CC0000000000EF
-:0441CD0000000000EE
-:0441CE0000000000ED
-:0441CF0000000000EC
-:0441D00000000000EB
-:0441D10000000000EA
-:0441D20000000000E9
-:0441D30000000000E8
-:0441D40000000000E7
-:0441D50000000000E6
-:0441D60000000000E5
-:0441D70000000000E4
-:0441D80000000000E3
-:0441D90000000000E2
-:0441DA0000000000E1
-:0441DB0000000000E0
-:0441DC0000000000DF
-:0441DD0000000000DE
-:0441DE0000000000DD
-:0441DF0000000000DC
-:0441E00000000000DB
-:0441E10000000000DA
-:0441E20000000000D9
-:0441E30000000000D8
-:0441E40000000000D7
-:0441E50000000000D6
-:0441E60000000000D5
-:0441E70000000000D4
-:0441E80000000000D3
-:0441E90000000000D2
-:0441EA0000000000D1
-:0441EB0000000000D0
-:0441EC0000000000CF
-:0441ED0000000000CE
-:0441EE0000000000CD
-:0441EF0000000000CC
-:0441F00000000000CB
-:0441F10000000000CA
-:0441F20000000000C9
-:0441F30000000000C8
-:0441F40000000000C7
-:0441F50000000000C6
-:0441F60000000000C5
-:0441F70000000000C4
-:0441F80000000000C3
-:0441F90000000000C2
-:0441FA0000000000C1
-:0441FB0000000000C0
-:0441FC0000000000BF
-:0441FD0000000000BE
-:0441FE0000000000BD
-:0441FF0000000000BC
-:0442000000000000BA
-:0442010000000000B9
-:0442020000000000B8
-:0442030000000000B7
-:0442040000000000B6
-:0442050000000000B5
-:0442060000000000B4
-:0442070000000000B3
-:0442080000000000B2
-:0442090000000000B1
-:04420A0000000000B0
-:04420B0000000000AF
-:04420C0000000000AE
-:04420D0000000000AD
-:04420E0000000000AC
-:04420F0000000000AB
-:0442100000000000AA
-:0442110000000000A9
-:0442120000000000A8
-:0442130000000000A7
-:0442140000000000A6
-:0442150000000000A5
-:0442160000000000A4
-:0442170000000000A3
-:0442180000000000A2
-:0442190000000000A1
-:04421A0000000000A0
-:04421B00000000009F
-:04421C00000000009E
-:04421D00000000009D
-:04421E00000000009C
-:04421F00000000009B
-:04422000000000009A
-:044221000000000099
-:044222000000000098
-:044223000000000097
-:044224000000000096
-:044225000000000095
-:044226000000000094
-:044227000000000093
-:044228000000000092
-:044229000000000091
-:04422A000000000090
-:04422B00000000008F
-:04422C00000000008E
-:04422D00000000008D
-:04422E00000000008C
-:04422F00000000008B
-:04423000000000008A
-:044231000000000089
-:044232000000000088
-:044233000000000087
-:044234000000000086
-:044235000000000085
-:044236000000000084
-:044237000000000083
-:044238000000000082
-:044239000000000081
-:04423A000000000080
-:04423B00000000007F
-:04423C00000000007E
-:04423D00000000007D
-:04423E00000000007C
-:04423F00000000007B
-:04424000000000007A
-:044241000000000079
-:044242000000000078
-:044243000000000077
-:044244000000000076
-:044245000000000075
-:044246000000000074
-:044247000000000073
-:044248000000000072
-:044249000000000071
-:04424A000000000070
-:04424B00000000006F
-:04424C00000000006E
-:04424D00000000006D
-:04424E00000000006C
-:04424F00000000006B
-:04425000000000006A
-:044251000000000069
-:044252000000000068
-:044253000000000067
-:044254000000000066
-:044255000000000065
-:044256000000000064
-:044257000000000063
-:044258000000000062
-:044259000000000061
-:04425A000000000060
-:04425B00000000005F
-:04425C00000000005E
-:04425D00000000005D
-:04425E00000000005C
-:04425F00000000005B
-:04426000000000005A
-:044261000000000059
-:044262000000000058
-:044263000000000057
-:044264000000000056
-:044265000000000055
-:044266000000000054
-:044267000000000053
-:044268000000000052
-:044269000000000051
-:04426A000000000050
-:04426B00000000004F
-:04426C00000000004E
-:04426D00000000004D
-:04426E00000000004C
-:04426F00000000004B
-:04427000000000004A
-:044271000000000049
-:044272000000000048
-:044273000000000047
-:044274000000000046
-:044275000000000045
-:044276000000000044
-:044277000000000043
-:044278000000000042
-:044279000000000041
-:04427A000000000040
-:04427B00000000003F
-:04427C00000000003E
-:04427D00000000003D
-:04427E00000000003C
-:04427F00000000003B
-:04428000000000003A
-:044281000000000039
-:044282000000000038
-:044283000000000037
-:044284000000000036
-:044285000000000035
-:044286000000000034
-:044287000000000033
-:044288000000000032
-:044289000000000031
-:04428A000000000030
-:04428B00000000002F
-:04428C00000000002E
-:04428D00000000002D
-:04428E00000000002C
-:04428F00000000002B
-:04429000000000002A
-:044291000000000029
-:044292000000000028
-:044293000000000027
-:044294000000000026
-:044295000000000025
-:044296000000000024
-:044297000000000023
-:044298000000000022
-:044299000000000021
-:04429A000000000020
-:04429B00000000001F
-:04429C00000000001E
-:04429D00000000001D
-:04429E00000000001C
-:04429F00000000001B
-:0442A000000000001A
-:0442A1000000000019
-:0442A2000000000018
-:0442A3000000000017
-:0442A4000000000016
-:0442A5000000000015
-:0442A6000000000014
-:0442A7000000000013
-:0442A8000000000012
-:0442A9000000000011
-:0442AA000000000010
-:0442AB00000000000F
-:0442AC00000000000E
-:0442AD00000000000D
-:0442AE00000000000C
-:0442AF00000000000B
-:0442B000000000000A
-:0442B1000000000009
-:0442B2000000000008
-:0442B3000000000007
-:0442B4000000000006
-:0442B5000000000005
-:0442B6000000000004
-:0442B7000000000003
-:0442B8000000000002
-:0442B9000000000001
-:0442BA000000000000
-:0442BB0000000000FF
-:0442BC0000000000FE
-:0442BD0000000000FD
-:0442BE0000000000FC
-:0442BF0000000000FB
-:0442C00000000000FA
-:0442C10000000000F9
-:0442C20000000000F8
-:0442C30000000000F7
-:0442C40000000000F6
-:0442C50000000000F5
-:0442C60000000000F4
-:0442C70000000000F3
-:0442C80000000000F2
-:0442C90000000000F1
-:0442CA0000000000F0
-:0442CB0000000000EF
-:0442CC0000000000EE
-:0442CD0000000000ED
-:0442CE0000000000EC
-:0442CF0000000000EB
-:0442D00000000000EA
-:0442D10000000000E9
-:0442D20000000000E8
-:0442D30000000000E7
-:0442D40000000000E6
-:0442D50000000000E5
-:0442D60000000000E4
-:0442D70000000000E3
-:0442D80000000000E2
-:0442D90000000000E1
-:0442DA0000000000E0
-:0442DB0000000000DF
-:0442DC0000000000DE
-:0442DD0000000000DD
-:0442DE0000000000DC
-:0442DF0000000000DB
-:0442E00000000000DA
-:0442E10000000000D9
-:0442E20000000000D8
-:0442E30000000000D7
-:0442E40000000000D6
-:0442E50000000000D5
-:0442E60000000000D4
-:0442E70000000000D3
-:0442E80000000000D2
-:0442E90000000000D1
-:0442EA0000000000D0
-:0442EB0000000000CF
-:0442EC0000000000CE
-:0442ED0000000000CD
-:0442EE0000000000CC
-:0442EF0000000000CB
-:0442F00000000000CA
-:0442F10000000000C9
-:0442F20000000000C8
-:0442F30000000000C7
-:0442F40000000000C6
-:0442F50000000000C5
-:0442F60000000000C4
-:0442F70000000000C3
-:0442F80000000000C2
-:0442F90000000000C1
-:0442FA0000000000C0
-:0442FB0000000000BF
-:0442FC0000000000BE
-:0442FD0000000000BD
-:0442FE0000000000BC
-:0442FF0000000000BB
-:0443000000000000B9
-:0443010000000000B8
-:0443020000000000B7
-:0443030000000000B6
-:0443040000000000B5
-:0443050000000000B4
-:0443060000000000B3
-:0443070000000000B2
-:0443080000000000B1
-:0443090000000000B0
-:04430A0000000000AF
-:04430B0000000000AE
-:04430C0000000000AD
-:04430D0000000000AC
-:04430E0000000000AB
-:04430F0000000000AA
-:0443100000000000A9
-:0443110000000000A8
-:0443120000000000A7
-:0443130000000000A6
-:0443140000000000A5
-:0443150000000000A4
-:0443160000000000A3
-:0443170000000000A2
-:0443180000000000A1
-:0443190000000000A0
-:04431A00000000009F
-:04431B00000000009E
-:04431C00000000009D
-:04431D00000000009C
-:04431E00000000009B
-:04431F00000000009A
-:044320000000000099
-:044321000000000098
-:044322000000000097
-:044323000000000096
-:044324000000000095
-:044325000000000094
-:044326000000000093
-:044327000000000092
-:044328000000000091
-:044329000000000090
-:04432A00000000008F
-:04432B00000000008E
-:04432C00000000008D
-:04432D00000000008C
-:04432E00000000008B
-:04432F00000000008A
-:044330000000000089
-:044331000000000088
-:044332000000000087
-:044333000000000086
-:044334000000000085
-:044335000000000084
-:044336000000000083
-:044337000000000082
-:044338000000000081
-:044339000000000080
-:04433A00000000007F
-:04433B00000000007E
-:04433C00000000007D
-:04433D00000000007C
-:04433E00000000007B
-:04433F00000000007A
-:044340000000000079
-:044341000000000078
-:044342000000000077
-:044343000000000076
-:044344000000000075
-:044345000000000074
-:044346000000000073
-:044347000000000072
-:044348000000000071
-:044349000000000070
-:04434A00000000006F
-:04434B00000000006E
-:04434C00000000006D
-:04434D00000000006C
-:04434E00000000006B
-:04434F00000000006A
-:044350000000000069
-:044351000000000068
-:044352000000000067
-:044353000000000066
-:044354000000000065
-:044355000000000064
-:044356000000000063
-:044357000000000062
-:044358000000000061
-:044359000000000060
-:04435A00000000005F
-:04435B00000000005E
-:04435C00000000005D
-:04435D00000000005C
-:04435E00000000005B
-:04435F00000000005A
-:044360000000000059
-:044361000000000058
-:044362000000000057
-:044363000000000056
-:044364000000000055
-:044365000000000054
-:044366000000000053
-:044367000000000052
-:044368000000000051
-:044369000000000050
-:04436A00000000004F
-:04436B00000000004E
-:04436C00000000004D
-:04436D00000000004C
-:04436E00000000004B
-:04436F00000000004A
-:044370000000000049
-:044371000000000048
-:044372000000000047
-:044373000000000046
-:044374000000000045
-:044375000000000044
-:044376000000000043
-:044377000000000042
-:044378000000000041
-:044379000000000040
-:04437A00000000003F
-:04437B00000000003E
-:04437C00000000003D
-:04437D00000000003C
-:04437E00000000003B
-:04437F00000000003A
-:044380000000000039
-:044381000000000038
-:044382000000000037
-:044383000000000036
-:044384000000000035
-:044385000000000034
-:044386000000000033
-:044387000000000032
-:044388000000000031
-:044389000000000030
-:04438A00000000002F
-:04438B00000000002E
-:04438C00000000002D
-:04438D00000000002C
-:04438E00000000002B
-:04438F00000000002A
-:044390000000000029
-:044391000000000028
-:044392000000000027
-:044393000000000026
-:044394000000000025
-:044395000000000024
-:044396000000000023
-:044397000000000022
-:044398000000000021
-:044399000000000020
-:04439A00000000001F
-:04439B00000000001E
-:04439C00000000001D
-:04439D00000000001C
-:04439E00000000001B
-:04439F00000000001A
-:0443A0000000000019
-:0443A1000000000018
-:0443A2000000000017
-:0443A3000000000016
-:0443A4000000000015
-:0443A5000000000014
-:0443A6000000000013
-:0443A7000000000012
-:0443A8000000000011
-:0443A9000000000010
-:0443AA00000000000F
-:0443AB00000000000E
-:0443AC00000000000D
-:0443AD00000000000C
-:0443AE00000000000B
-:0443AF00000000000A
-:0443B0000000000009
-:0443B1000000000008
-:0443B2000000000007
-:0443B3000000000006
-:0443B4000000000005
-:0443B5000000000004
-:0443B6000000000003
-:0443B7000000000002
-:0443B8000000000001
-:0443B9000000000000
-:0443BA0000000000FF
-:0443BB0000000000FE
-:0443BC0000000000FD
-:0443BD0000000000FC
-:0443BE0000000000FB
-:0443BF0000000000FA
-:0443C00000000000F9
-:0443C10000000000F8
-:0443C20000000000F7
-:0443C30000000000F6
-:0443C40000000000F5
-:0443C50000000000F4
-:0443C60000000000F3
-:0443C70000000000F2
-:0443C80000000000F1
-:0443C90000000000F0
-:0443CA0000000000EF
-:0443CB0000000000EE
-:0443CC0000000000ED
-:0443CD0000000000EC
-:0443CE0000000000EB
-:0443CF0000000000EA
-:0443D00000000000E9
-:0443D10000000000E8
-:0443D20000000000E7
-:0443D30000000000E6
-:0443D40000000000E5
-:0443D50000000000E4
-:0443D60000000000E3
-:0443D70000000000E2
-:0443D80000000000E1
-:0443D90000000000E0
-:0443DA0000000000DF
-:0443DB0000000000DE
-:0443DC0000000000DD
-:0443DD0000000000DC
-:0443DE0000000000DB
-:0443DF0000000000DA
-:0443E00000000000D9
-:0443E10000000000D8
-:0443E20000000000D7
-:0443E30000000000D6
-:0443E40000000000D5
-:0443E50000000000D4
-:0443E60000000000D3
-:0443E70000000000D2
-:0443E80000000000D1
-:0443E90000000000D0
-:0443EA0000000000CF
-:0443EB0000000000CE
-:0443EC0000000000CD
-:0443ED0000000000CC
-:0443EE0000000000CB
-:0443EF0000000000CA
-:0443F00000000000C9
-:0443F10000000000C8
-:0443F20000000000C7
-:0443F30000000000C6
-:0443F40000000000C5
-:0443F50000000000C4
-:0443F60000000000C3
-:0443F70000000000C2
-:0443F80000000000C1
-:0443F90000000000C0
-:0443FA0000000000BF
-:0443FB0000000000BE
-:0443FC0000000000BD
-:0443FD0000000000BC
-:0443FE0000000000BB
-:0443FF0000000000BA
-:0444000000000000B8
-:0444010000000000B7
-:0444020000000000B6
-:0444030000000000B5
-:0444040000000000B4
-:0444050000000000B3
-:0444060000000000B2
-:0444070000000000B1
-:0444080000000000B0
-:0444090000000000AF
-:04440A0000000000AE
-:04440B0000000000AD
-:04440C0000000000AC
-:04440D0000000000AB
-:04440E0000000000AA
-:04440F0000000000A9
-:0444100000000000A8
-:0444110000000000A7
-:0444120000000000A6
-:0444130000000000A5
-:0444140000000000A4
-:0444150000000000A3
-:0444160000000000A2
-:0444170000000000A1
-:0444180000000000A0
-:04441900000000009F
-:04441A00000000009E
-:04441B00000000009D
-:04441C00000000009C
-:04441D00000000009B
-:04441E00000000009A
-:04441F000000000099
-:044420000000000098
-:044421000000000097
-:044422000000000096
-:044423000000000095
-:044424000000000094
-:044425000000000093
-:044426000000000092
-:044427000000000091
-:044428000000000090
-:04442900000000008F
-:04442A00000000008E
-:04442B00000000008D
-:04442C00000000008C
-:04442D00000000008B
-:04442E00000000008A
-:04442F000000000089
-:044430000000000088
-:044431000000000087
-:044432000000000086
-:044433000000000085
-:044434000000000084
-:044435000000000083
-:044436000000000082
-:044437000000000081
-:044438000000000080
-:04443900000000007F
-:04443A00000000007E
-:04443B00000000007D
-:04443C00000000007C
-:04443D00000000007B
-:04443E00000000007A
-:04443F000000000079
-:044440000000000078
-:044441000000000077
-:044442000000000076
-:044443000000000075
-:044444000000000074
-:044445000000000073
-:044446000000000072
-:044447000000000071
-:044448000000000070
-:04444900000000006F
-:04444A00000000006E
-:04444B00000000006D
-:04444C00000000006C
-:04444D00000000006B
-:04444E00000000006A
-:04444F000000000069
-:044450000000000068
-:044451000000000067
-:044452000000000066
-:044453000000000065
-:044454000000000064
-:044455000000000063
-:044456000000000062
-:044457000000000061
-:044458000000000060
-:04445900000000005F
-:04445A00000000005E
-:04445B00000000005D
-:04445C00000000005C
-:04445D00000000005B
-:04445E00000000005A
-:04445F000000000059
-:044460000000000058
-:044461000000000057
-:044462000000000056
-:044463000000000055
-:044464000000000054
-:044465000000000053
-:044466000000000052
-:044467000000000051
-:044468000000000050
-:04446900000000004F
-:04446A00000000004E
-:04446B00000000004D
-:04446C00000000004C
-:04446D00000000004B
-:04446E00000000004A
-:04446F000000000049
-:044470000000000048
-:044471000000000047
-:044472000000000046
-:044473000000000045
-:044474000000000044
-:044475000000000043
-:044476000000000042
-:044477000000000041
-:044478000000000040
-:04447900000000003F
-:04447A00000000003E
-:04447B00000000003D
-:04447C00000000003C
-:04447D00000000003B
-:04447E00000000003A
-:04447F000000000039
-:044480000000000038
-:044481000000000037
-:044482000000000036
-:044483000000000035
-:044484000000000034
-:044485000000000033
-:044486000000000032
-:044487000000000031
-:044488000000000030
-:04448900000000002F
-:04448A00000000002E
-:04448B00000000002D
-:04448C00000000002C
-:04448D00000000002B
-:04448E00000000002A
-:04448F000000000029
-:044490000000000028
-:044491000000000027
-:044492000000000026
-:044493000000000025
-:044494000000000024
-:044495000000000023
-:044496000000000022
-:044497000000000021
-:044498000000000020
-:04449900000000001F
-:04449A00000000001E
-:04449B00000000001D
-:04449C00000000001C
-:04449D00000000001B
-:04449E00000000001A
-:04449F000000000019
-:0444A0000000000018
-:0444A1000000000017
-:0444A2000000000016
-:0444A3000000000015
-:0444A4000000000014
-:0444A5000000000013
-:0444A6000000000012
-:0444A7000000000011
-:0444A8000000000010
-:0444A900000000000F
-:0444AA00000000000E
-:0444AB00000000000D
-:0444AC00000000000C
-:0444AD00000000000B
-:0444AE00000000000A
-:0444AF000000000009
-:0444B0000000000008
-:0444B1000000000007
-:0444B2000000000006
-:0444B3000000000005
-:0444B4000000000004
-:0444B5000000000003
-:0444B6000000000002
-:0444B7000000000001
-:0444B8000000000000
-:0444B90000000000FF
-:0444BA0000000000FE
-:0444BB0000000000FD
-:0444BC0000000000FC
-:0444BD0000000000FB
-:0444BE0000000000FA
-:0444BF0000000000F9
-:0444C00000000000F8
-:0444C10000000000F7
-:0444C20000000000F6
-:0444C30000000000F5
-:0444C40000000000F4
-:0444C50000000000F3
-:0444C60000000000F2
-:0444C70000000000F1
-:0444C80000000000F0
-:0444C90000000000EF
-:0444CA0000000000EE
-:0444CB0000000000ED
-:0444CC0000000000EC
-:0444CD0000000000EB
-:0444CE0000000000EA
-:0444CF0000000000E9
-:0444D00000000000E8
-:0444D10000000000E7
-:0444D20000000000E6
-:0444D30000000000E5
-:0444D40000000000E4
-:0444D50000000000E3
-:0444D60000000000E2
-:0444D70000000000E1
-:0444D80000000000E0
-:0444D90000000000DF
-:0444DA0000000000DE
-:0444DB0000000000DD
-:0444DC0000000000DC
-:0444DD0000000000DB
-:0444DE0000000000DA
-:0444DF0000000000D9
-:0444E00000000000D8
-:0444E10000000000D7
-:0444E20000000000D6
-:0444E30000000000D5
-:0444E40000000000D4
-:0444E50000000000D3
-:0444E60000000000D2
-:0444E70000000000D1
-:0444E80000000000D0
-:0444E90000000000CF
-:0444EA0000000000CE
-:0444EB0000000000CD
-:0444EC0000000000CC
-:0444ED0000000000CB
-:0444EE0000000000CA
-:0444EF0000000000C9
-:0444F00000000000C8
-:0444F10000000000C7
-:0444F20000000000C6
-:0444F30000000000C5
-:0444F40000000000C4
-:0444F50000000000C3
-:0444F60000000000C2
-:0444F70000000000C1
-:0444F80000000000C0
-:0444F90000000000BF
-:0444FA0000000000BE
-:0444FB0000000000BD
-:0444FC0000000000BC
-:0444FD0000000000BB
-:0444FE0000000000BA
-:0444FF0000000000B9
-:0445000000000000B7
-:0445010000000000B6
-:0445020000000000B5
-:0445030000000000B4
-:0445040000000000B3
-:0445050000000000B2
-:0445060000000000B1
-:0445070000000000B0
-:0445080000000000AF
-:0445090000000000AE
-:04450A0000000000AD
-:04450B0000000000AC
-:04450C0000000000AB
-:04450D0000000000AA
-:04450E0000000000A9
-:04450F0000000000A8
-:0445100000000000A7
-:0445110000000000A6
-:0445120000000000A5
-:0445130000000000A4
-:0445140000000000A3
-:0445150000000000A2
-:0445160000000000A1
-:0445170000000000A0
-:04451800000000009F
-:04451900000000009E
-:04451A00000000009D
-:04451B00000000009C
-:04451C00000000009B
-:04451D00000000009A
-:04451E000000000099
-:04451F000000000098
-:044520000000000097
-:044521000000000096
-:044522000000000095
-:044523000000000094
-:044524000000000093
-:044525000000000092
-:044526000000000091
-:044527000000000090
-:04452800000000008F
-:04452900000000008E
-:04452A00000000008D
-:04452B00000000008C
-:04452C00000000008B
-:04452D00000000008A
-:04452E000000000089
-:04452F000000000088
-:044530000000000087
-:044531000000000086
-:044532000000000085
-:044533000000000084
-:044534000000000083
-:044535000000000082
-:044536000000000081
-:044537000000000080
-:04453800000000007F
-:04453900000000007E
-:04453A00000000007D
-:04453B00000000007C
-:04453C00000000007B
-:04453D00000000007A
-:04453E000000000079
-:04453F000000000078
-:044540000000000077
-:044541000000000076
-:044542000000000075
-:044543000000000074
-:044544000000000073
-:044545000000000072
-:044546000000000071
-:044547000000000070
-:04454800000000006F
-:04454900000000006E
-:04454A00000000006D
-:04454B00000000006C
-:04454C00000000006B
-:04454D00000000006A
-:04454E000000000069
-:04454F000000000068
-:044550000000000067
-:044551000000000066
-:044552000000000065
-:044553000000000064
-:044554000000000063
-:044555000000000062
-:044556000000000061
-:044557000000000060
-:04455800000000005F
-:04455900000000005E
-:04455A00000000005D
-:04455B00000000005C
-:04455C00000000005B
-:04455D00000000005A
-:04455E000000000059
-:04455F000000000058
-:044560000000000057
-:044561000000000056
-:044562000000000055
-:044563000000000054
-:044564000000000053
-:044565000000000052
-:044566000000000051
-:044567000000000050
-:04456800000000004F
-:04456900000000004E
-:04456A00000000004D
-:04456B00000000004C
-:04456C00000000004B
-:04456D00000000004A
-:04456E000000000049
-:04456F000000000048
-:044570000000000047
-:044571000000000046
-:044572000000000045
-:044573000000000044
-:044574000000000043
-:044575000000000042
-:044576000000000041
-:044577000000000040
-:04457800000000003F
-:04457900000000003E
-:04457A00000000003D
-:04457B00000000003C
-:04457C00000000003B
-:04457D00000000003A
-:04457E000000000039
-:04457F000000000038
-:044580000000000037
-:044581000000000036
-:044582000000000035
-:044583000000000034
-:044584000000000033
-:044585000000000032
-:044586000000000031
-:044587000000000030
-:04458800000000002F
-:04458900000000002E
-:04458A00000000002D
-:04458B00000000002C
-:04458C00000000002B
-:04458D00000000002A
-:04458E000000000029
-:04458F000000000028
-:044590000000000027
-:044591000000000026
-:044592000000000025
-:044593000000000024
-:044594000000000023
-:044595000000000022
-:044596000000000021
-:044597000000000020
-:04459800000000001F
-:04459900000000001E
-:04459A00000000001D
-:04459B00000000001C
-:04459C00000000001B
-:04459D00000000001A
-:04459E000000000019
-:04459F000000000018
-:0445A0000000000017
-:0445A1000000000016
-:0445A2000000000015
-:0445A3000000000014
-:0445A4000000000013
-:0445A5000000000012
-:0445A6000000000011
-:0445A7000000000010
-:0445A800000000000F
-:0445A900000000000E
-:0445AA00000000000D
-:0445AB00000000000C
-:0445AC00000000000B
-:0445AD00000000000A
-:0445AE000000000009
-:0445AF000000000008
-:0445B0000000000007
-:0445B1000000000006
-:0445B2000000000005
-:0445B3000000000004
-:0445B4000000000003
-:0445B5000000000002
-:0445B6000000000001
-:0445B7000000000000
-:0445B80000000000FF
-:0445B90000000000FE
-:0445BA0000000000FD
-:0445BB0000000000FC
-:0445BC0000000000FB
-:0445BD0000000000FA
-:0445BE0000000000F9
-:0445BF0000000000F8
-:0445C00000000000F7
-:0445C10000000000F6
-:0445C20000000000F5
-:0445C30000000000F4
-:0445C40000000000F3
-:0445C50000000000F2
-:0445C60000000000F1
-:0445C70000000000F0
-:0445C80000000000EF
-:0445C90000000000EE
-:0445CA0000000000ED
-:0445CB0000000000EC
-:0445CC0000000000EB
-:0445CD0000000000EA
-:0445CE0000000000E9
-:0445CF0000000000E8
-:0445D00000000000E7
-:0445D10000000000E6
-:0445D20000000000E5
-:0445D30000000000E4
-:0445D40000000000E3
-:0445D50000000000E2
-:0445D60000000000E1
-:0445D70000000000E0
-:0445D80000000000DF
-:0445D90000000000DE
-:0445DA0000000000DD
-:0445DB0000000000DC
-:0445DC0000000000DB
-:0445DD0000000000DA
-:0445DE0000000000D9
-:0445DF0000000000D8
-:0445E00000000000D7
-:0445E10000000000D6
-:0445E20000000000D5
-:0445E30000000000D4
-:0445E40000000000D3
-:0445E50000000000D2
-:0445E60000000000D1
-:0445E70000000000D0
-:0445E80000000000CF
-:0445E90000000000CE
-:0445EA0000000000CD
-:0445EB0000000000CC
-:0445EC0000000000CB
-:0445ED0000000000CA
-:0445EE0000000000C9
-:0445EF0000000000C8
-:0445F00000000000C7
-:0445F10000000000C6
-:0445F20000000000C5
-:0445F30000000000C4
-:0445F40000000000C3
-:0445F50000000000C2
-:0445F60000000000C1
-:0445F70000000000C0
-:0445F80000000000BF
-:0445F90000000000BE
-:0445FA0000000000BD
-:0445FB0000000000BC
-:0445FC0000000000BB
-:0445FD0000000000BA
-:0445FE0000000000B9
-:0445FF0000000000B8
-:0446000000000000B6
-:0446010000000000B5
-:0446020000000000B4
-:0446030000000000B3
-:0446040000000000B2
-:0446050000000000B1
-:0446060000000000B0
-:0446070000000000AF
-:0446080000000000AE
-:0446090000000000AD
-:04460A0000000000AC
-:04460B0000000000AB
-:04460C0000000000AA
-:04460D0000000000A9
-:04460E0000000000A8
-:04460F0000000000A7
-:0446100000000000A6
-:0446110000000000A5
-:0446120000000000A4
-:0446130000000000A3
-:0446140000000000A2
-:0446150000000000A1
-:0446160000000000A0
-:04461700000000009F
-:04461800000000009E
-:04461900000000009D
-:04461A00000000009C
-:04461B00000000009B
-:04461C00000000009A
-:04461D000000000099
-:04461E000000000098
-:04461F000000000097
-:044620000000000096
-:044621000000000095
-:044622000000000094
-:044623000000000093
-:044624000000000092
-:044625000000000091
-:044626000000000090
-:04462700000000008F
-:04462800000000008E
-:04462900000000008D
-:04462A00000000008C
-:04462B00000000008B
-:04462C00000000008A
-:04462D000000000089
-:04462E000000000088
-:04462F000000000087
-:044630000000000086
-:044631000000000085
-:044632000000000084
-:044633000000000083
-:044634000000000082
-:044635000000000081
-:044636000000000080
-:04463700000000007F
-:04463800000000007E
-:04463900000000007D
-:04463A00000000007C
-:04463B00000000007B
-:04463C00000000007A
-:04463D000000000079
-:04463E000000000078
-:04463F000000000077
-:044640000000000076
-:044641000000000075
-:044642000000000074
-:044643000000000073
-:044644000000000072
-:044645000000000071
-:044646000000000070
-:04464700000000006F
-:04464800000000006E
-:04464900000000006D
-:04464A00000000006C
-:04464B00000000006B
-:04464C00000000006A
-:04464D000000000069
-:04464E000000000068
-:04464F000000000067
-:044650000000000066
-:044651000000000065
-:044652000000000064
-:044653000000000063
-:044654000000000062
-:044655000000000061
-:044656000000000060
-:04465700000000005F
-:04465800000000005E
-:04465900000000005D
-:04465A00000000005C
-:04465B00000000005B
-:04465C00000000005A
-:04465D000000000059
-:04465E000000000058
-:04465F000000000057
-:044660000000000056
-:044661000000000055
-:044662000000000054
-:044663000000000053
-:044664000000000052
-:044665000000000051
-:044666000000000050
-:04466700000000004F
-:04466800000000004E
-:04466900000000004D
-:04466A00000000004C
-:04466B00000000004B
-:04466C00000000004A
-:04466D000000000049
-:04466E000000000048
-:04466F000000000047
-:044670000000000046
-:044671000000000045
-:044672000000000044
-:044673000000000043
-:044674000000000042
-:044675000000000041
-:044676000000000040
-:04467700000000003F
-:04467800000000003E
-:04467900000000003D
-:04467A00000000003C
-:04467B00000000003B
-:04467C00000000003A
-:04467D000000000039
-:04467E000000000038
-:04467F000000000037
-:044680000000000036
-:044681000000000035
-:044682000000000034
-:044683000000000033
-:044684000000000032
-:044685000000000031
-:044686000000000030
-:04468700000000002F
-:04468800000000002E
-:04468900000000002D
-:04468A00000000002C
-:04468B00000000002B
-:04468C00000000002A
-:04468D000000000029
-:04468E000000000028
-:04468F000000000027
-:044690000000000026
-:044691000000000025
-:044692000000000024
-:044693000000000023
-:044694000000000022
-:044695000000000021
-:044696000000000020
-:04469700000000001F
-:04469800000000001E
-:04469900000000001D
-:04469A00000000001C
-:04469B00000000001B
-:04469C00000000001A
-:04469D000000000019
-:04469E000000000018
-:04469F000000000017
-:0446A0000000000016
-:0446A1000000000015
-:0446A2000000000014
-:0446A3000000000013
-:0446A4000000000012
-:0446A5000000000011
-:0446A6000000000010
-:0446A700000000000F
-:0446A800000000000E
-:0446A900000000000D
-:0446AA00000000000C
-:0446AB00000000000B
-:0446AC00000000000A
-:0446AD000000000009
-:0446AE000000000008
-:0446AF000000000007
-:0446B0000000000006
-:0446B1000000000005
-:0446B2000000000004
-:0446B3000000000003
-:0446B4000000000002
-:0446B5000000000001
-:0446B6000000000000
-:0446B70000000000FF
-:0446B80000000000FE
-:0446B90000000000FD
-:0446BA0000000000FC
-:0446BB0000000000FB
-:0446BC0000000000FA
-:0446BD0000000000F9
-:0446BE0000000000F8
-:0446BF0000000000F7
-:0446C00000000000F6
-:0446C10000000000F5
-:0446C20000000000F4
-:0446C30000000000F3
-:0446C40000000000F2
-:0446C50000000000F1
-:0446C60000000000F0
-:0446C70000000000EF
-:0446C80000000000EE
-:0446C90000000000ED
-:0446CA0000000000EC
-:0446CB0000000000EB
-:0446CC0000000000EA
-:0446CD0000000000E9
-:0446CE0000000000E8
-:0446CF0000000000E7
-:0446D00000000000E6
-:0446D10000000000E5
-:0446D20000000000E4
-:0446D30000000000E3
-:0446D40000000000E2
-:0446D50000000000E1
-:0446D60000000000E0
-:0446D70000000000DF
-:0446D80000000000DE
-:0446D90000000000DD
-:0446DA0000000000DC
-:0446DB0000000000DB
-:0446DC0000000000DA
-:0446DD0000000000D9
-:0446DE0000000000D8
-:0446DF0000000000D7
-:0446E00000000000D6
-:0446E10000000000D5
-:0446E20000000000D4
-:0446E30000000000D3
-:0446E40000000000D2
-:0446E50000000000D1
-:0446E60000000000D0
-:0446E70000000000CF
-:0446E80000000000CE
-:0446E90000000000CD
-:0446EA0000000000CC
-:0446EB0000000000CB
-:0446EC0000000000CA
-:0446ED0000000000C9
-:0446EE0000000000C8
-:0446EF0000000000C7
-:0446F00000000000C6
-:0446F10000000000C5
-:0446F20000000000C4
-:0446F30000000000C3
-:0446F40000000000C2
-:0446F50000000000C1
-:0446F60000000000C0
-:0446F70000000000BF
-:0446F80000000000BE
-:0446F90000000000BD
-:0446FA0000000000BC
-:0446FB0000000000BB
-:0446FC0000000000BA
-:0446FD0000000000B9
-:0446FE0000000000B8
-:0446FF0000000000B7
-:0447000000000000B5
-:0447010000000000B4
-:0447020000000000B3
-:0447030000000000B2
-:0447040000000000B1
-:0447050000000000B0
-:0447060000000000AF
-:0447070000000000AE
-:0447080000000000AD
-:0447090000000000AC
-:04470A0000000000AB
-:04470B0000000000AA
-:04470C0000000000A9
-:04470D0000000000A8
-:04470E0000000000A7
-:04470F0000000000A6
-:0447100000000000A5
-:0447110000000000A4
-:0447120000000000A3
-:0447130000000000A2
-:0447140000000000A1
-:0447150000000000A0
-:04471600000000009F
-:04471700000000009E
-:04471800000000009D
-:04471900000000009C
-:04471A00000000009B
-:04471B00000000009A
-:04471C000000000099
-:04471D000000000098
-:04471E000000000097
-:04471F000000000096
-:044720000000000095
-:044721000000000094
-:044722000000000093
-:044723000000000092
-:044724000000000091
-:044725000000000090
-:04472600000000008F
-:04472700000000008E
-:04472800000000008D
-:04472900000000008C
-:04472A00000000008B
-:04472B00000000008A
-:04472C000000000089
-:04472D000000000088
-:04472E000000000087
-:04472F000000000086
-:044730000000000085
-:044731000000000084
-:044732000000000083
-:044733000000000082
-:044734000000000081
-:044735000000000080
-:04473600000000007F
-:04473700000000007E
-:04473800000000007D
-:04473900000000007C
-:04473A00000000007B
-:04473B00000000007A
-:04473C000000000079
-:04473D000000000078
-:04473E000000000077
-:04473F000000000076
-:044740000000000075
-:044741000000000074
-:044742000000000073
-:044743000000000072
-:044744000000000071
-:044745000000000070
-:04474600000000006F
-:04474700000000006E
-:04474800000000006D
-:04474900000000006C
-:04474A00000000006B
-:04474B00000000006A
-:04474C000000000069
-:04474D000000000068
-:04474E000000000067
-:04474F000000000066
-:044750000000000065
-:044751000000000064
-:044752000000000063
-:044753000000000062
-:044754000000000061
-:044755000000000060
-:04475600000000005F
-:04475700000000005E
-:04475800000000005D
-:04475900000000005C
-:04475A00000000005B
-:04475B00000000005A
-:04475C000000000059
-:04475D000000000058
-:04475E000000000057
-:04475F000000000056
-:044760000000000055
-:044761000000000054
-:044762000000000053
-:044763000000000052
-:044764000000000051
-:044765000000000050
-:04476600000000004F
-:04476700000000004E
-:04476800000000004D
-:04476900000000004C
-:04476A00000000004B
-:04476B00000000004A
-:04476C000000000049
-:04476D000000000048
-:04476E000000000047
-:04476F000000000046
-:044770000000000045
-:044771000000000044
-:044772000000000043
-:044773000000000042
-:044774000000000041
-:044775000000000040
-:04477600000000003F
-:04477700000000003E
-:04477800000000003D
-:04477900000000003C
-:04477A00000000003B
-:04477B00000000003A
-:04477C000000000039
-:04477D000000000038
-:04477E000000000037
-:04477F000000000036
-:044780000000000035
-:044781000000000034
-:044782000000000033
-:044783000000000032
-:044784000000000031
-:044785000000000030
-:04478600000000002F
-:04478700000000002E
-:04478800000000002D
-:04478900000000002C
-:04478A00000000002B
-:04478B00000000002A
-:04478C000000000029
-:04478D000000000028
-:04478E000000000027
-:04478F000000000026
-:044790000000000025
-:044791000000000024
-:044792000000000023
-:044793000000000022
-:044794000000000021
-:044795000000000020
-:04479600000000001F
-:04479700000000001E
-:04479800000000001D
-:04479900000000001C
-:04479A00000000001B
-:04479B00000000001A
-:04479C000000000019
-:04479D000000000018
-:04479E000000000017
-:04479F000000000016
-:0447A0000000000015
-:0447A1000000000014
-:0447A2000000000013
-:0447A3000000000012
-:0447A4000000000011
-:0447A5000000000010
-:0447A600000000000F
-:0447A700000000000E
-:0447A800000000000D
-:0447A900000000000C
-:0447AA00000000000B
-:0447AB00000000000A
-:0447AC000000000009
-:0447AD000000000008
-:0447AE000000000007
-:0447AF000000000006
-:0447B0000000000005
-:0447B1000000000004
-:0447B2000000000003
-:0447B3000000000002
-:0447B4000000000001
-:0447B5000000000000
-:0447B60000000000FF
-:0447B70000000000FE
-:0447B80000000000FD
-:0447B90000000000FC
-:0447BA0000000000FB
-:0447BB0000000000FA
-:0447BC0000000000F9
-:0447BD0000000000F8
-:0447BE0000000000F7
-:0447BF0000000000F6
-:0447C00000000000F5
-:0447C10000000000F4
-:0447C20000000000F3
-:0447C30000000000F2
-:0447C40000000000F1
-:0447C50000000000F0
-:0447C60000000000EF
-:0447C70000000000EE
-:0447C80000000000ED
-:0447C90000000000EC
-:0447CA0000000000EB
-:0447CB0000000000EA
-:0447CC0000000000E9
-:0447CD0000000000E8
-:0447CE0000000000E7
-:0447CF0000000000E6
-:0447D00000000000E5
-:0447D10000000000E4
-:0447D20000000000E3
-:0447D30000000000E2
-:0447D40000000000E1
-:0447D50000000000E0
-:0447D60000000000DF
-:0447D70000000000DE
-:0447D80000000000DD
-:0447D90000000000DC
-:0447DA0000000000DB
-:0447DB0000000000DA
-:0447DC0000000000D9
-:0447DD0000000000D8
-:0447DE0000000000D7
-:0447DF0000000000D6
-:0447E00000000000D5
-:0447E10000000000D4
-:0447E20000000000D3
-:0447E30000000000D2
-:0447E40000000000D1
-:0447E50000000000D0
-:0447E60000000000CF
-:0447E70000000000CE
-:0447E80000000000CD
-:0447E90000000000CC
-:0447EA0000000000CB
-:0447EB0000000000CA
-:0447EC0000000000C9
-:0447ED0000000000C8
-:0447EE0000000000C7
-:0447EF0000000000C6
-:0447F00000000000C5
-:0447F10000000000C4
-:0447F20000000000C3
-:0447F30000000000C2
-:0447F40000000000C1
-:0447F50000000000C0
-:0447F60000000000BF
-:0447F70000000000BE
-:0447F80000000000BD
-:0447F90000000000BC
-:0447FA0000000000BB
-:0447FB0000000000BA
-:0447FC0000000000B9
-:0447FD0000000000B8
-:0447FE0000000000B7
-:0447FF0000000000B6
-:0448000000000000B4
-:0448010000000000B3
-:0448020000000000B2
-:0448030000000000B1
-:0448040000000000B0
-:0448050000000000AF
-:0448060000000000AE
-:0448070000000000AD
-:0448080000000000AC
-:0448090000000000AB
-:04480A0000000000AA
-:04480B0000000000A9
-:04480C0000000000A8
-:04480D0000000000A7
-:04480E0000000000A6
-:04480F0000000000A5
-:0448100000000000A4
-:0448110000000000A3
-:0448120000000000A2
-:0448130000000000A1
-:0448140000000000A0
-:04481500000000009F
-:04481600000000009E
-:04481700000000009D
-:04481800000000009C
-:04481900000000009B
-:04481A00000000009A
-:04481B000000000099
-:04481C000000000098
-:04481D000000000097
-:04481E000000000096
-:04481F000000000095
-:044820000000000094
-:044821000000000093
-:044822000000000092
-:044823000000000091
-:044824000000000090
-:04482500000000008F
-:04482600000000008E
-:04482700000000008D
-:04482800000000008C
-:04482900000000008B
-:04482A00000000008A
-:04482B000000000089
-:04482C000000000088
-:04482D000000000087
-:04482E000000000086
-:04482F000000000085
-:044830000000000084
-:044831000000000083
-:044832000000000082
-:044833000000000081
-:044834000000000080
-:04483500000000007F
-:04483600000000007E
-:04483700000000007D
-:04483800000000007C
-:04483900000000007B
-:04483A00000000007A
-:04483B000000000079
-:04483C000000000078
-:04483D000000000077
-:04483E000000000076
-:04483F000000000075
-:044840000000000074
-:044841000000000073
-:044842000000000072
-:044843000000000071
-:044844000000000070
-:04484500000000006F
-:04484600000000006E
-:04484700000000006D
-:04484800000000006C
-:04484900000000006B
-:04484A00000000006A
-:04484B000000000069
-:04484C000000000068
-:04484D000000000067
-:04484E000000000066
-:04484F000000000065
-:044850000000000064
-:044851000000000063
-:044852000000000062
-:044853000000000061
-:044854000000000060
-:04485500000000005F
-:04485600000000005E
-:04485700000000005D
-:04485800000000005C
-:04485900000000005B
-:04485A00000000005A
-:04485B000000000059
-:04485C000000000058
-:04485D000000000057
-:04485E000000000056
-:04485F000000000055
-:044860000000000054
-:044861000000000053
-:044862000000000052
-:044863000000000051
-:044864000000000050
-:04486500000000004F
-:04486600000000004E
-:04486700000000004D
-:04486800000000004C
-:04486900000000004B
-:04486A00000000004A
-:04486B000000000049
-:04486C000000000048
-:04486D000000000047
-:04486E000000000046
-:04486F000000000045
-:044870000000000044
-:044871000000000043
-:044872000000000042
-:044873000000000041
-:044874000000000040
-:04487500000000003F
-:04487600000000003E
-:04487700000000003D
-:04487800000000003C
-:04487900000000003B
-:04487A00000000003A
-:04487B000000000039
-:04487C000000000038
-:04487D000000000037
-:04487E000000000036
-:04487F000000000035
-:044880000000000034
-:044881000000000033
-:044882000000000032
-:044883000000000031
-:044884000000000030
-:04488500000000002F
-:04488600000000002E
-:04488700000000002D
-:04488800000000002C
-:04488900000000002B
-:04488A00000000002A
-:04488B000000000029
-:04488C000000000028
-:04488D000000000027
-:04488E000000000026
-:04488F000000000025
-:044890000000000024
-:044891000000000023
-:044892000000000022
-:044893000000000021
-:044894000000000020
-:04489500000000001F
-:04489600000000001E
-:04489700000000001D
-:04489800000000001C
-:04489900000000001B
-:04489A00000000001A
-:04489B000000000019
-:04489C000000000018
-:04489D000000000017
-:04489E000000000016
-:04489F000000000015
-:0448A0000000000014
-:0448A1000000000013
-:0448A2000000000012
-:0448A3000000000011
-:0448A4000000000010
-:0448A500000000000F
-:0448A600000000000E
-:0448A700000000000D
-:0448A800000000000C
-:0448A900000000000B
-:0448AA00000000000A
-:0448AB000000000009
-:0448AC000000000008
-:0448AD000000000007
-:0448AE000000000006
-:0448AF000000000005
-:0448B0000000000004
-:0448B1000000000003
-:0448B2000000000002
-:0448B3000000000001
-:0448B4000000000000
-:0448B50000000000FF
-:0448B60000000000FE
-:0448B70000000000FD
-:0448B80000000000FC
-:0448B90000000000FB
-:0448BA0000000000FA
-:0448BB0000000000F9
-:0448BC0000000000F8
-:0448BD0000000000F7
-:0448BE0000000000F6
-:0448BF0000000000F5
-:0448C00000000000F4
-:0448C10000000000F3
-:0448C20000000000F2
-:0448C30000000000F1
-:0448C40000000000F0
-:0448C50000000000EF
-:0448C60000000000EE
-:0448C70000000000ED
-:0448C80000000000EC
-:0448C90000000000EB
-:0448CA0000000000EA
-:0448CB0000000000E9
-:0448CC0000000000E8
-:0448CD0000000000E7
-:0448CE0000000000E6
-:0448CF0000000000E5
-:0448D00000000000E4
-:0448D10000000000E3
-:0448D20000000000E2
-:0448D30000000000E1
-:0448D40000000000E0
-:0448D50000000000DF
-:0448D60000000000DE
-:0448D70000000000DD
-:0448D80000000000DC
-:0448D90000000000DB
-:0448DA0000000000DA
-:0448DB0000000000D9
-:0448DC0000000000D8
-:0448DD0000000000D7
-:0448DE0000000000D6
-:0448DF0000000000D5
-:0448E00000000000D4
-:0448E10000000000D3
-:0448E20000000000D2
-:0448E30000000000D1
-:0448E40000000000D0
-:0448E50000000000CF
-:0448E60000000000CE
-:0448E70000000000CD
-:0448E80000000000CC
-:0448E90000000000CB
-:0448EA0000000000CA
-:0448EB0000000000C9
-:0448EC0000000000C8
-:0448ED0000000000C7
-:0448EE0000000000C6
-:0448EF0000000000C5
-:0448F00000000000C4
-:0448F10000000000C3
-:0448F20000000000C2
-:0448F30000000000C1
-:0448F40000000000C0
-:0448F50000000000BF
-:0448F60000000000BE
-:0448F70000000000BD
-:0448F80000000000BC
-:0448F90000000000BB
-:0448FA0000000000BA
-:0448FB0000000000B9
-:0448FC0000000000B8
-:0448FD0000000000B7
-:0448FE0000000000B6
-:0448FF0000000000B5
-:0449000000000000B3
-:0449010000000000B2
-:0449020000000000B1
-:0449030000000000B0
-:0449040000000000AF
-:0449050000000000AE
-:0449060000000000AD
-:0449070000000000AC
-:0449080000000000AB
-:0449090000000000AA
-:04490A0000000000A9
-:04490B0000000000A8
-:04490C0000000000A7
-:04490D0000000000A6
-:04490E0000000000A5
-:04490F0000000000A4
-:0449100000000000A3
-:0449110000000000A2
-:0449120000000000A1
-:0449130000000000A0
-:04491400000000009F
-:04491500000000009E
-:04491600000000009D
-:04491700000000009C
-:04491800000000009B
-:04491900000000009A
-:04491A000000000099
-:04491B000000000098
-:04491C000000000097
-:04491D000000000096
-:04491E000000000095
-:04491F000000000094
-:044920000000000093
-:044921000000000092
-:044922000000000091
-:044923000000000090
-:04492400000000008F
-:04492500000000008E
-:04492600000000008D
-:04492700000000008C
-:04492800000000008B
-:04492900000000008A
-:04492A000000000089
-:04492B000000000088
-:04492C000000000087
-:04492D000000000086
-:04492E000000000085
-:04492F000000000084
-:044930000000000083
-:044931000000000082
-:044932000000000081
-:044933000000000080
-:04493400000000007F
-:04493500000000007E
-:04493600000000007D
-:04493700000000007C
-:04493800000000007B
-:04493900000000007A
-:04493A000000000079
-:04493B000000000078
-:04493C000000000077
-:04493D000000000076
-:04493E000000000075
-:04493F000000000074
-:044940000000000073
-:044941000000000072
-:044942000000000071
-:044943000000000070
-:04494400000000006F
-:04494500000000006E
-:04494600000000006D
-:04494700000000006C
-:04494800000000006B
-:04494900000000006A
-:04494A000000000069
-:04494B000000000068
-:04494C000000000067
-:04494D000000000066
-:04494E000000000065
-:04494F000000000064
-:044950000000000063
-:044951000000000062
-:044952000000000061
-:044953000000000060
-:04495400000000005F
-:04495500000000005E
-:04495600000000005D
-:04495700000000005C
-:04495800000000005B
-:04495900000000005A
-:04495A000000000059
-:04495B000000000058
-:04495C000000000057
-:04495D000000000056
-:04495E000000000055
-:04495F000000000054
-:044960000000000053
-:044961000000000052
-:044962000000000051
-:044963000000000050
-:04496400000000004F
-:04496500000000004E
-:04496600000000004D
-:04496700000000004C
-:04496800000000004B
-:04496900000000004A
-:04496A000000000049
-:04496B000000000048
-:04496C000000000047
-:04496D000000000046
-:04496E000000000045
-:04496F000000000044
-:044970000000000043
-:044971000000000042
-:044972000000000041
-:044973000000000040
-:04497400000000003F
-:04497500000000003E
-:04497600000000003D
-:04497700000000003C
-:04497800000000003B
-:04497900000000003A
-:04497A000000000039
-:04497B000000000038
-:04497C000000000037
-:04497D000000000036
-:04497E000000000035
-:04497F000000000034
-:044980000000000033
-:044981000000000032
-:044982000000000031
-:044983000000000030
-:04498400000000002F
-:04498500000000002E
-:04498600000000002D
-:04498700000000002C
-:04498800000000002B
-:04498900000000002A
-:04498A000000000029
-:04498B000000000028
-:04498C000000000027
-:04498D000000000026
-:04498E000000000025
-:04498F000000000024
-:044990000000000023
-:044991000000000022
-:044992000000000021
-:044993000000000020
-:04499400000000001F
-:04499500000000001E
-:04499600000000001D
-:04499700000000001C
-:04499800000000001B
-:04499900000000001A
-:04499A000000000019
-:04499B000000000018
-:04499C000000000017
-:04499D000000000016
-:04499E000000000015
-:04499F000000000014
-:0449A0000000000013
-:0449A1000000000012
-:0449A2000000000011
-:0449A3000000000010
-:0449A400000000000F
-:0449A500000000000E
-:0449A600000000000D
-:0449A700000000000C
-:0449A800000000000B
-:0449A900000000000A
-:0449AA000000000009
-:0449AB000000000008
-:0449AC000000000007
-:0449AD000000000006
-:0449AE000000000005
-:0449AF000000000004
-:0449B0000000000003
-:0449B1000000000002
-:0449B2000000000001
-:0449B3000000000000
-:0449B40000000000FF
-:0449B50000000000FE
-:0449B60000000000FD
-:0449B70000000000FC
-:0449B80000000000FB
-:0449B90000000000FA
-:0449BA0000000000F9
-:0449BB0000000000F8
-:0449BC0000000000F7
-:0449BD0000000000F6
-:0449BE0000000000F5
-:0449BF0000000000F4
-:0449C00000000000F3
-:0449C10000000000F2
-:0449C20000000000F1
-:0449C30000000000F0
-:0449C40000000000EF
-:0449C50000000000EE
-:0449C60000000000ED
-:0449C70000000000EC
-:0449C80000000000EB
-:0449C90000000000EA
-:0449CA0000000000E9
-:0449CB0000000000E8
-:0449CC0000000000E7
-:0449CD0000000000E6
-:0449CE0000000000E5
-:0449CF0000000000E4
-:0449D00000000000E3
-:0449D10000000000E2
-:0449D20000000000E1
-:0449D30000000000E0
-:0449D40000000000DF
-:0449D50000000000DE
-:0449D60000000000DD
-:0449D70000000000DC
-:0449D80000000000DB
-:0449D90000000000DA
-:0449DA0000000000D9
-:0449DB0000000000D8
-:0449DC0000000000D7
-:0449DD0000000000D6
-:0449DE0000000000D5
-:0449DF0000000000D4
-:0449E00000000000D3
-:0449E10000000000D2
-:0449E20000000000D1
-:0449E30000000000D0
-:0449E40000000000CF
-:0449E50000000000CE
-:0449E60000000000CD
-:0449E70000000000CC
-:0449E80000000000CB
-:0449E90000000000CA
-:0449EA0000000000C9
-:0449EB0000000000C8
-:0449EC0000000000C7
-:0449ED0000000000C6
-:0449EE0000000000C5
-:0449EF0000000000C4
-:0449F00000000000C3
-:0449F10000000000C2
-:0449F20000000000C1
-:0449F30000000000C0
-:0449F40000000000BF
-:0449F50000000000BE
-:0449F60000000000BD
-:0449F70000000000BC
-:0449F80000000000BB
-:0449F90000000000BA
-:0449FA0000000000B9
-:0449FB0000000000B8
-:0449FC0000000000B7
-:0449FD0000000000B6
-:0449FE0000000000B5
-:0449FF0000000000B4
-:044A000000000000B2
-:044A010000000000B1
-:044A020000000000B0
-:044A030000000000AF
-:044A040000000000AE
-:044A050000000000AD
-:044A060000000000AC
-:044A070000000000AB
-:044A080000000000AA
-:044A090000000000A9
-:044A0A0000000000A8
-:044A0B0000000000A7
-:044A0C0000000000A6
-:044A0D0000000000A5
-:044A0E0000000000A4
-:044A0F0000000000A3
-:044A100000000000A2
-:044A110000000000A1
-:044A120000000000A0
-:044A1300000000009F
-:044A1400000000009E
-:044A1500000000009D
-:044A1600000000009C
-:044A1700000000009B
-:044A1800000000009A
-:044A19000000000099
-:044A1A000000000098
-:044A1B000000000097
-:044A1C000000000096
-:044A1D000000000095
-:044A1E000000000094
-:044A1F000000000093
-:044A20000000000092
-:044A21000000000091
-:044A22000000000090
-:044A2300000000008F
-:044A2400000000008E
-:044A2500000000008D
-:044A2600000000008C
-:044A2700000000008B
-:044A2800000000008A
-:044A29000000000089
-:044A2A000000000088
-:044A2B000000000087
-:044A2C000000000086
-:044A2D000000000085
-:044A2E000000000084
-:044A2F000000000083
-:044A30000000000082
-:044A31000000000081
-:044A32000000000080
-:044A3300000000007F
-:044A3400000000007E
-:044A3500000000007D
-:044A3600000000007C
-:044A3700000000007B
-:044A3800000000007A
-:044A39000000000079
-:044A3A000000000078
-:044A3B000000000077
-:044A3C000000000076
-:044A3D000000000075
-:044A3E000000000074
-:044A3F000000000073
-:044A40000000000072
-:044A41000000000071
-:044A42000000000070
-:044A4300000000006F
-:044A4400000000006E
-:044A4500000000006D
-:044A4600000000006C
-:044A4700000000006B
-:044A4800000000006A
-:044A49000000000069
-:044A4A000000000068
-:044A4B000000000067
-:044A4C000000000066
-:044A4D000000000065
-:044A4E000000000064
-:044A4F000000000063
-:044A50000000000062
-:044A51000000000061
-:044A52000000000060
-:044A5300000000005F
-:044A5400000000005E
-:044A5500000000005D
-:044A5600000000005C
-:044A5700000000005B
-:044A5800000000005A
-:044A59000000000059
-:044A5A000000000058
-:044A5B000000000057
-:044A5C000000000056
-:044A5D000000000055
-:044A5E000000000054
-:044A5F000000000053
-:044A60000000000052
-:044A61000000000051
-:044A62000000000050
-:044A6300000000004F
-:044A6400000000004E
-:044A6500000000004D
-:044A6600000000004C
-:044A6700000000004B
-:044A6800000000004A
-:044A69000000000049
-:044A6A000000000048
-:044A6B000000000047
-:044A6C000000000046
-:044A6D000000000045
-:044A6E000000000044
-:044A6F000000000043
-:044A70000000000042
-:044A71000000000041
-:044A72000000000040
-:044A7300000000003F
-:044A7400000000003E
-:044A7500000000003D
-:044A7600000000003C
-:044A7700000000003B
-:044A7800000000003A
-:044A79000000000039
-:044A7A000000000038
-:044A7B000000000037
-:044A7C000000000036
-:044A7D000000000035
-:044A7E000000000034
-:044A7F000000000033
-:044A80000000000032
-:044A81000000000031
-:044A82000000000030
-:044A8300000000002F
-:044A8400000000002E
-:044A8500000000002D
-:044A8600000000002C
-:044A8700000000002B
-:044A8800000000002A
-:044A89000000000029
-:044A8A000000000028
-:044A8B000000000027
-:044A8C000000000026
-:044A8D000000000025
-:044A8E000000000024
-:044A8F000000000023
-:044A90000000000022
-:044A91000000000021
-:044A92000000000020
-:044A9300000000001F
-:044A9400000000001E
-:044A9500000000001D
-:044A9600000000001C
-:044A9700000000001B
-:044A9800000000001A
-:044A99000000000019
-:044A9A000000000018
-:044A9B000000000017
-:044A9C000000000016
-:044A9D000000000015
-:044A9E000000000014
-:044A9F000000000013
-:044AA0000000000012
-:044AA1000000000011
-:044AA2000000000010
-:044AA300000000000F
-:044AA400000000000E
-:044AA500000000000D
-:044AA600000000000C
-:044AA700000000000B
-:044AA800000000000A
-:044AA9000000000009
-:044AAA000000000008
-:044AAB000000000007
-:044AAC000000000006
-:044AAD000000000005
-:044AAE000000000004
-:044AAF000000000003
-:044AB0000000000002
-:044AB1000000000001
-:044AB2000000000000
-:044AB30000000000FF
-:044AB40000000000FE
-:044AB50000000000FD
-:044AB60000000000FC
-:044AB70000000000FB
-:044AB80000000000FA
-:044AB90000000000F9
-:044ABA0000000000F8
-:044ABB0000000000F7
-:044ABC0000000000F6
-:044ABD0000000000F5
-:044ABE0000000000F4
-:044ABF0000000000F3
-:044AC00000000000F2
-:044AC10000000000F1
-:044AC20000000000F0
-:044AC30000000000EF
-:044AC40000000000EE
-:044AC50000000000ED
-:044AC60000000000EC
-:044AC70000000000EB
-:044AC80000000000EA
-:044AC90000000000E9
-:044ACA0000000000E8
-:044ACB0000000000E7
-:044ACC0000000000E6
-:044ACD0000000000E5
-:044ACE0000000000E4
-:044ACF0000000000E3
-:044AD00000000000E2
-:044AD10000000000E1
-:044AD20000000000E0
-:044AD30000000000DF
-:044AD40000000000DE
-:044AD50000000000DD
-:044AD60000000000DC
-:044AD70000000000DB
-:044AD80000000000DA
-:044AD90000000000D9
-:044ADA0000000000D8
-:044ADB0000000000D7
-:044ADC0000000000D6
-:044ADD0000000000D5
-:044ADE0000000000D4
-:044ADF0000000000D3
-:044AE00000000000D2
-:044AE10000000000D1
-:044AE20000000000D0
-:044AE30000000000CF
-:044AE40000000000CE
-:044AE50000000000CD
-:044AE60000000000CC
-:044AE70000000000CB
-:044AE80000000000CA
-:044AE90000000000C9
-:044AEA0000000000C8
-:044AEB0000000000C7
-:044AEC0000000000C6
-:044AED0000000000C5
-:044AEE0000000000C4
-:044AEF0000000000C3
-:044AF00000000000C2
-:044AF10000000000C1
-:044AF20000000000C0
-:044AF30000000000BF
-:044AF40000000000BE
-:044AF50000000000BD
-:044AF60000000000BC
-:044AF70000000000BB
-:044AF80000000000BA
-:044AF90000000000B9
-:044AFA0000000000B8
-:044AFB0000000000B7
-:044AFC0000000000B6
-:044AFD0000000000B5
-:044AFE0000000000B4
-:044AFF0000000000B3
-:044B000000000000B1
-:044B010000000000B0
-:044B020000000000AF
-:044B030000000000AE
-:044B040000000000AD
-:044B050000000000AC
-:044B060000000000AB
-:044B070000000000AA
-:044B080000000000A9
-:044B090000000000A8
-:044B0A0000000000A7
-:044B0B0000000000A6
-:044B0C0000000000A5
-:044B0D0000000000A4
-:044B0E0000000000A3
-:044B0F0000000000A2
-:044B100000000000A1
-:044B110000000000A0
-:044B1200000000009F
-:044B1300000000009E
-:044B1400000000009D
-:044B1500000000009C
-:044B1600000000009B
-:044B1700000000009A
-:044B18000000000099
-:044B19000000000098
-:044B1A000000000097
-:044B1B000000000096
-:044B1C000000000095
-:044B1D000000000094
-:044B1E000000000093
-:044B1F000000000092
-:044B20000000000091
-:044B21000000000090
-:044B2200000000008F
-:044B2300000000008E
-:044B2400000000008D
-:044B2500000000008C
-:044B2600000000008B
-:044B2700000000008A
-:044B28000000000089
-:044B29000000000088
-:044B2A000000000087
-:044B2B000000000086
-:044B2C000000000085
-:044B2D000000000084
-:044B2E000000000083
-:044B2F000000000082
-:044B30000000000081
-:044B31000000000080
-:044B3200000000007F
-:044B3300000000007E
-:044B3400000000007D
-:044B3500000000007C
-:044B3600000000007B
-:044B3700000000007A
-:044B38000000000079
-:044B39000000000078
-:044B3A000000000077
-:044B3B000000000076
-:044B3C000000000075
-:044B3D000000000074
-:044B3E000000000073
-:044B3F000000000072
-:044B40000000000071
-:044B41000000000070
-:044B4200000000006F
-:044B4300000000006E
-:044B4400000000006D
-:044B4500000000006C
-:044B4600000000006B
-:044B4700000000006A
-:044B48000000000069
-:044B49000000000068
-:044B4A000000000067
-:044B4B000000000066
-:044B4C000000000065
-:044B4D000000000064
-:044B4E000000000063
-:044B4F000000000062
-:044B50000000000061
-:044B51000000000060
-:044B5200000000005F
-:044B5300000000005E
-:044B5400000000005D
-:044B5500000000005C
-:044B5600000000005B
-:044B5700000000005A
-:044B58000000000059
-:044B59000000000058
-:044B5A000000000057
-:044B5B000000000056
-:044B5C000000000055
-:044B5D000000000054
-:044B5E000000000053
-:044B5F000000000052
-:044B60000000000051
-:044B61000000000050
-:044B6200000000004F
-:044B6300000000004E
-:044B6400000000004D
-:044B6500000000004C
-:044B6600000000004B
-:044B6700000000004A
-:044B68000000000049
-:044B69000000000048
-:044B6A000000000047
-:044B6B000000000046
-:044B6C000000000045
-:044B6D000000000044
-:044B6E000000000043
-:044B6F000000000042
-:044B70000000000041
-:044B71000000000040
-:044B7200000000003F
-:044B7300000000003E
-:044B7400000000003D
-:044B7500000000003C
-:044B7600000000003B
-:044B7700000000003A
-:044B78000000000039
-:044B79000000000038
-:044B7A000000000037
-:044B7B000000000036
-:044B7C000000000035
-:044B7D000000000034
-:044B7E000000000033
-:044B7F000000000032
-:044B80000000000031
-:044B81000000000030
-:044B8200000000002F
-:044B8300000000002E
-:044B8400000000002D
-:044B8500000000002C
-:044B8600000000002B
-:044B8700000000002A
-:044B88000000000029
-:044B89000000000028
-:044B8A000000000027
-:044B8B000000000026
-:044B8C000000000025
-:044B8D000000000024
-:044B8E000000000023
-:044B8F000000000022
-:044B90000000000021
-:044B91000000000020
-:044B9200000000001F
-:044B9300000000001E
-:044B9400000000001D
-:044B9500000000001C
-:044B9600000000001B
-:044B9700000000001A
-:044B98000000000019
-:044B99000000000018
-:044B9A000000000017
-:044B9B000000000016
-:044B9C000000000015
-:044B9D000000000014
-:044B9E000000000013
-:044B9F000000000012
-:044BA0000000000011
-:044BA1000000000010
-:044BA200000000000F
-:044BA300000000000E
-:044BA400000000000D
-:044BA500000000000C
-:044BA600000000000B
-:044BA700000000000A
-:044BA8000000000009
-:044BA9000000000008
-:044BAA000000000007
-:044BAB000000000006
-:044BAC000000000005
-:044BAD000000000004
-:044BAE000000000003
-:044BAF000000000002
-:044BB0000000000001
-:044BB1000000000000
-:044BB20000000000FF
-:044BB30000000000FE
-:044BB40000000000FD
-:044BB50000000000FC
-:044BB60000000000FB
-:044BB70000000000FA
-:044BB80000000000F9
-:044BB90000000000F8
-:044BBA0000000000F7
-:044BBB0000000000F6
-:044BBC0000000000F5
-:044BBD0000000000F4
-:044BBE0000000000F3
-:044BBF0000000000F2
-:044BC00000000000F1
-:044BC10000000000F0
-:044BC20000000000EF
-:044BC30000000000EE
-:044BC40000000000ED
-:044BC50000000000EC
-:044BC60000000000EB
-:044BC70000000000EA
-:044BC80000000000E9
-:044BC90000000000E8
-:044BCA0000000000E7
-:044BCB0000000000E6
-:044BCC0000000000E5
-:044BCD0000000000E4
-:044BCE0000000000E3
-:044BCF0000000000E2
-:044BD00000000000E1
-:044BD10000000000E0
-:044BD20000000000DF
-:044BD30000000000DE
-:044BD40000000000DD
-:044BD50000000000DC
-:044BD60000000000DB
-:044BD70000000000DA
-:044BD80000000000D9
-:044BD90000000000D8
-:044BDA0000000000D7
-:044BDB0000000000D6
-:044BDC0000000000D5
-:044BDD0000000000D4
-:044BDE0000000000D3
-:044BDF0000000000D2
-:044BE00000000000D1
-:044BE10000000000D0
-:044BE20000000000CF
-:044BE30000000000CE
-:044BE40000000000CD
-:044BE50000000000CC
-:044BE60000000000CB
-:044BE70000000000CA
-:044BE80000000000C9
-:044BE90000000000C8
-:044BEA0000000000C7
-:044BEB0000000000C6
-:044BEC0000000000C5
-:044BED0000000000C4
-:044BEE0000000000C3
-:044BEF0000000000C2
-:044BF00000000000C1
-:044BF10000000000C0
-:044BF20000000000BF
-:044BF30000000000BE
-:044BF40000000000BD
-:044BF50000000000BC
-:044BF60000000000BB
-:044BF70000000000BA
-:044BF80000000000B9
-:044BF90000000000B8
-:044BFA0000000000B7
-:044BFB0000000000B6
-:044BFC0000000000B5
-:044BFD0000000000B4
-:044BFE0000000000B3
-:044BFF0000000000B2
-:044C000000000000B0
-:044C010000000000AF
-:044C020000000000AE
-:044C030000000000AD
-:044C040000000000AC
-:044C050000000000AB
-:044C060000000000AA
-:044C070000000000A9
-:044C080000000000A8
-:044C090000000000A7
-:044C0A0000000000A6
-:044C0B0000000000A5
-:044C0C0000000000A4
-:044C0D0000000000A3
-:044C0E0000000000A2
-:044C0F0000000000A1
-:044C100000000000A0
-:044C1100000000009F
-:044C1200000000009E
-:044C1300000000009D
-:044C1400000000009C
-:044C1500000000009B
-:044C1600000000009A
-:044C17000000000099
-:044C18000000000098
-:044C19000000000097
-:044C1A000000000096
-:044C1B000000000095
-:044C1C000000000094
-:044C1D000000000093
-:044C1E000000000092
-:044C1F000000000091
-:044C20000000000090
-:044C2100000000008F
-:044C2200000000008E
-:044C2300000000008D
-:044C2400000000008C
-:044C2500000000008B
-:044C2600000000008A
-:044C27000000000089
-:044C28000000000088
-:044C29000000000087
-:044C2A000000000086
-:044C2B000000000085
-:044C2C000000000084
-:044C2D000000000083
-:044C2E000000000082
-:044C2F000000000081
-:044C30000000000080
-:044C3100000000007F
-:044C3200000000007E
-:044C3300000000007D
-:044C3400000000007C
-:044C3500000000007B
-:044C3600000000007A
-:044C37000000000079
-:044C38000000000078
-:044C39000000000077
-:044C3A000000000076
-:044C3B000000000075
-:044C3C000000000074
-:044C3D000000000073
-:044C3E000000000072
-:044C3F000000000071
-:044C40000000000070
-:044C4100000000006F
-:044C4200000000006E
-:044C4300000000006D
-:044C4400000000006C
-:044C4500000000006B
-:044C4600000000006A
-:044C47000000000069
-:044C48000000000068
-:044C49000000000067
-:044C4A000000000066
-:044C4B000000000065
-:044C4C000000000064
-:044C4D000000000063
-:044C4E000000000062
-:044C4F000000000061
-:044C50000000000060
-:044C5100000000005F
-:044C5200000000005E
-:044C5300000000005D
-:044C5400000000005C
-:044C5500000000005B
-:044C5600000000005A
-:044C57000000000059
-:044C58000000000058
-:044C59000000000057
-:044C5A000000000056
-:044C5B000000000055
-:044C5C000000000054
-:044C5D000000000053
-:044C5E000000000052
-:044C5F000000000051
-:044C60000000000050
-:044C6100000000004F
-:044C6200000000004E
-:044C6300000000004D
-:044C6400000000004C
-:044C6500000000004B
-:044C6600000000004A
-:044C67000000000049
-:044C68000000000048
-:044C69000000000047
-:044C6A000000000046
-:044C6B000000000045
-:044C6C000000000044
-:044C6D000000000043
-:044C6E000000000042
-:044C6F000000000041
-:044C70000000000040
-:044C7100000000003F
-:044C7200000000003E
-:044C7300000000003D
-:044C7400000000003C
-:044C7500000000003B
-:044C7600000000003A
-:044C77000000000039
-:044C78000000000038
-:044C79000000000037
-:044C7A000000000036
-:044C7B000000000035
-:044C7C000000000034
-:044C7D000000000033
-:044C7E000000000032
-:044C7F000000000031
-:044C80000000000030
-:044C8100000000002F
-:044C8200000000002E
-:044C8300000000002D
-:044C8400000000002C
-:044C8500000000002B
-:044C8600000000002A
-:044C87000000000029
-:044C88000000000028
-:044C89000000000027
-:044C8A000000000026
-:044C8B000000000025
-:044C8C000000000024
-:044C8D000000000023
-:044C8E000000000022
-:044C8F000000000021
-:044C90000000000020
-:044C9100000000001F
-:044C9200000000001E
-:044C9300000000001D
-:044C9400000000001C
-:044C9500000000001B
-:044C9600000000001A
-:044C97000000000019
-:044C98000000000018
-:044C99000000000017
-:044C9A000000000016
-:044C9B000000000015
-:044C9C000000000014
-:044C9D000000000013
-:044C9E000000000012
-:044C9F000000000011
-:044CA0000000000010
-:044CA100000000000F
-:044CA200000000000E
-:044CA300000000000D
-:044CA400000000000C
-:044CA500000000000B
-:044CA600000000000A
-:044CA7000000000009
-:044CA8000000000008
-:044CA9000000000007
-:044CAA000000000006
-:044CAB000000000005
-:044CAC000000000004
-:044CAD000000000003
-:044CAE000000000002
-:044CAF000000000001
-:044CB0000000000000
-:044CB10000000000FF
-:044CB20000000000FE
-:044CB30000000000FD
-:044CB40000000000FC
-:044CB50000000000FB
-:044CB60000000000FA
-:044CB70000000000F9
-:044CB80000000000F8
-:044CB90000000000F7
-:044CBA0000000000F6
-:044CBB0000000000F5
-:044CBC0000000000F4
-:044CBD0000000000F3
-:044CBE0000000000F2
-:044CBF0000000000F1
-:044CC00000000000F0
-:044CC10000000000EF
-:044CC20000000000EE
-:044CC30000000000ED
-:044CC40000000000EC
-:044CC50000000000EB
-:044CC60000000000EA
-:044CC70000000000E9
-:044CC80000000000E8
-:044CC90000000000E7
-:044CCA0000000000E6
-:044CCB0000000000E5
-:044CCC0000000000E4
-:044CCD0000000000E3
-:044CCE0000000000E2
-:044CCF0000000000E1
-:044CD00000000000E0
-:044CD10000000000DF
-:044CD20000000000DE
-:044CD30000000000DD
-:044CD40000000000DC
-:044CD50000000000DB
-:044CD60000000000DA
-:044CD70000000000D9
-:044CD80000000000D8
-:044CD90000000000D7
-:044CDA0000000000D6
-:044CDB0000000000D5
-:044CDC0000000000D4
-:044CDD0000000000D3
-:044CDE0000000000D2
-:044CDF0000000000D1
-:044CE00000000000D0
-:044CE10000000000CF
-:044CE20000000000CE
-:044CE30000000000CD
-:044CE40000000000CC
-:044CE50000000000CB
-:044CE60000000000CA
-:044CE70000000000C9
-:044CE80000000000C8
-:044CE90000000000C7
-:044CEA0000000000C6
-:044CEB0000000000C5
-:044CEC0000000000C4
-:044CED0000000000C3
-:044CEE0000000000C2
-:044CEF0000000000C1
-:044CF00000000000C0
-:044CF10000000000BF
-:044CF20000000000BE
-:044CF30000000000BD
-:044CF40000000000BC
-:044CF50000000000BB
-:044CF60000000000BA
-:044CF70000000000B9
-:044CF80000000000B8
-:044CF90000000000B7
-:044CFA0000000000B6
-:044CFB0000000000B5
-:044CFC0000000000B4
-:044CFD0000000000B3
-:044CFE0000000000B2
-:044CFF0000000000B1
-:044D000000000000AF
-:044D010000000000AE
-:044D020000000000AD
-:044D030000000000AC
-:044D040000000000AB
-:044D050000000000AA
-:044D060000000000A9
-:044D070000000000A8
-:044D080000000000A7
-:044D090000000000A6
-:044D0A0000000000A5
-:044D0B0000000000A4
-:044D0C0000000000A3
-:044D0D0000000000A2
-:044D0E0000000000A1
-:044D0F0000000000A0
-:044D1000000000009F
-:044D1100000000009E
-:044D1200000000009D
-:044D1300000000009C
-:044D1400000000009B
-:044D1500000000009A
-:044D16000000000099
-:044D17000000000098
-:044D18000000000097
-:044D19000000000096
-:044D1A000000000095
-:044D1B000000000094
-:044D1C000000000093
-:044D1D000000000092
-:044D1E000000000091
-:044D1F000000000090
-:044D2000000000008F
-:044D2100000000008E
-:044D2200000000008D
-:044D2300000000008C
-:044D2400000000008B
-:044D2500000000008A
-:044D26000000000089
-:044D27000000000088
-:044D28000000000087
-:044D29000000000086
-:044D2A000000000085
-:044D2B000000000084
-:044D2C000000000083
-:044D2D000000000082
-:044D2E000000000081
-:044D2F000000000080
-:044D3000000000007F
-:044D3100000000007E
-:044D3200000000007D
-:044D3300000000007C
-:044D3400000000007B
-:044D3500000000007A
-:044D36000000000079
-:044D37000000000078
-:044D38000000000077
-:044D39000000000076
-:044D3A000000000075
-:044D3B000000000074
-:044D3C000000000073
-:044D3D000000000072
-:044D3E000000000071
-:044D3F000000000070
-:044D4000000000006F
-:044D4100000000006E
-:044D4200000000006D
-:044D4300000000006C
-:044D4400000000006B
-:044D4500000000006A
-:044D46000000000069
-:044D47000000000068
-:044D48000000000067
-:044D49000000000066
-:044D4A000000000065
-:044D4B000000000064
-:044D4C000000000063
-:044D4D000000000062
-:044D4E000000000061
-:044D4F000000000060
-:044D5000000000005F
-:044D5100000000005E
-:044D5200000000005D
-:044D5300000000005C
-:044D5400000000005B
-:044D5500000000005A
-:044D56000000000059
-:044D57000000000058
-:044D58000000000057
-:044D59000000000056
-:044D5A000000000055
-:044D5B000000000054
-:044D5C000000000053
-:044D5D000000000052
-:044D5E000000000051
-:044D5F000000000050
-:044D6000000000004F
-:044D6100000000004E
-:044D6200000000004D
-:044D6300000000004C
-:044D6400000000004B
-:044D6500000000004A
-:044D66000000000049
-:044D67000000000048
-:044D68000000000047
-:044D69000000000046
-:044D6A000000000045
-:044D6B000000000044
-:044D6C000000000043
-:044D6D000000000042
-:044D6E000000000041
-:044D6F000000000040
-:044D7000000000003F
-:044D7100000000003E
-:044D7200000000003D
-:044D7300000000003C
-:044D7400000000003B
-:044D7500000000003A
-:044D76000000000039
-:044D77000000000038
-:044D78000000000037
-:044D79000000000036
-:044D7A000000000035
-:044D7B000000000034
-:044D7C000000000033
-:044D7D000000000032
-:044D7E000000000031
-:044D7F000000000030
-:044D8000000000002F
-:044D8100000000002E
-:044D8200000000002D
-:044D8300000000002C
-:044D8400000000002B
-:044D8500000000002A
-:044D86000000000029
-:044D87000000000028
-:044D88000000000027
-:044D89000000000026
-:044D8A000000000025
-:044D8B000000000024
-:044D8C000000000023
-:044D8D000000000022
-:044D8E000000000021
-:044D8F000000000020
-:044D9000000000001F
-:044D9100000000001E
-:044D9200000000001D
-:044D9300000000001C
-:044D9400000000001B
-:044D9500000000001A
-:044D96000000000019
-:044D97000000000018
-:044D98000000000017
-:044D99000000000016
-:044D9A000000000015
-:044D9B000000000014
-:044D9C000000000013
-:044D9D000000000012
-:044D9E000000000011
-:044D9F000000000010
-:044DA000000000000F
-:044DA100000000000E
-:044DA200000000000D
-:044DA300000000000C
-:044DA400000000000B
-:044DA500000000000A
-:044DA6000000000009
-:044DA7000000000008
-:044DA8000000000007
-:044DA9000000000006
-:044DAA000000000005
-:044DAB000000000004
-:044DAC000000000003
-:044DAD000000000002
-:044DAE000000000001
-:044DAF000000000000
-:044DB00000000000FF
-:044DB10000000000FE
-:044DB20000000000FD
-:044DB30000000000FC
-:044DB40000000000FB
-:044DB50000000000FA
-:044DB60000000000F9
-:044DB70000000000F8
-:044DB80000000000F7
-:044DB90000000000F6
-:044DBA0000000000F5
-:044DBB0000000000F4
-:044DBC0000000000F3
-:044DBD0000000000F2
-:044DBE0000000000F1
-:044DBF0000000000F0
-:044DC00000000000EF
-:044DC10000000000EE
-:044DC20000000000ED
-:044DC30000000000EC
-:044DC40000000000EB
-:044DC50000000000EA
-:044DC60000000000E9
-:044DC70000000000E8
-:044DC80000000000E7
-:044DC90000000000E6
-:044DCA0000000000E5
-:044DCB0000000000E4
-:044DCC0000000000E3
-:044DCD0000000000E2
-:044DCE0000000000E1
-:044DCF0000000000E0
-:044DD00000000000DF
-:044DD10000000000DE
-:044DD20000000000DD
-:044DD30000000000DC
-:044DD40000000000DB
-:044DD50000000000DA
-:044DD60000000000D9
-:044DD70000000000D8
-:044DD80000000000D7
-:044DD90000000000D6
-:044DDA0000000000D5
-:044DDB0000000000D4
-:044DDC0000000000D3
-:044DDD0000000000D2
-:044DDE0000000000D1
-:044DDF0000000000D0
-:044DE00000000000CF
-:044DE10000000000CE
-:044DE20000000000CD
-:044DE30000000000CC
-:044DE40000000000CB
-:044DE50000000000CA
-:044DE60000000000C9
-:044DE70000000000C8
-:044DE80000000000C7
-:044DE90000000000C6
-:044DEA0000000000C5
-:044DEB0000000000C4
-:044DEC0000000000C3
-:044DED0000000000C2
-:044DEE0000000000C1
-:044DEF0000000000C0
-:044DF00000000000BF
-:044DF10000000000BE
-:044DF20000000000BD
-:044DF30000000000BC
-:044DF40000000000BB
-:044DF50000000000BA
-:044DF60000000000B9
-:044DF70000000000B8
-:044DF80000000000B7
-:044DF90000000000B6
-:044DFA0000000000B5
-:044DFB0000000000B4
-:044DFC0000000000B3
-:044DFD0000000000B2
-:044DFE0000000000B1
-:044DFF0000000000B0
-:044E000000000000AE
-:044E010000000000AD
-:044E020000000000AC
-:044E030000000000AB
-:044E040000000000AA
-:044E050000000000A9
-:044E060000000000A8
-:044E070000000000A7
-:044E080000000000A6
-:044E090000000000A5
-:044E0A0000000000A4
-:044E0B0000000000A3
-:044E0C0000000000A2
-:044E0D0000000000A1
-:044E0E0000000000A0
-:044E0F00000000009F
-:044E1000000000009E
-:044E1100000000009D
-:044E1200000000009C
-:044E1300000000009B
-:044E1400000000009A
-:044E15000000000099
-:044E16000000000098
-:044E17000000000097
-:044E18000000000096
-:044E19000000000095
-:044E1A000000000094
-:044E1B000000000093
-:044E1C000000000092
-:044E1D000000000091
-:044E1E000000000090
-:044E1F00000000008F
-:044E2000000000008E
-:044E2100000000008D
-:044E2200000000008C
-:044E2300000000008B
-:044E2400000000008A
-:044E25000000000089
-:044E26000000000088
-:044E27000000000087
-:044E28000000000086
-:044E29000000000085
-:044E2A000000000084
-:044E2B000000000083
-:044E2C000000000082
-:044E2D000000000081
-:044E2E000000000080
-:044E2F00000000007F
-:044E3000000000007E
-:044E3100000000007D
-:044E3200000000007C
-:044E3300000000007B
-:044E3400000000007A
-:044E35000000000079
-:044E36000000000078
-:044E37000000000077
-:044E38000000000076
-:044E39000000000075
-:044E3A000000000074
-:044E3B000000000073
-:044E3C000000000072
-:044E3D000000000071
-:044E3E000000000070
-:044E3F00000000006F
-:044E4000000000006E
-:044E4100000000006D
-:044E4200000000006C
-:044E4300000000006B
-:044E4400000000006A
-:044E45000000000069
-:044E46000000000068
-:044E47000000000067
-:044E48000000000066
-:044E49000000000065
-:044E4A000000000064
-:044E4B000000000063
-:044E4C000000000062
-:044E4D000000000061
-:044E4E000000000060
-:044E4F00000000005F
-:044E5000000000005E
-:044E5100000000005D
-:044E5200000000005C
-:044E5300000000005B
-:044E5400000000005A
-:044E55000000000059
-:044E56000000000058
-:044E57000000000057
-:044E58000000000056
-:044E59000000000055
-:044E5A000000000054
-:044E5B000000000053
-:044E5C000000000052
-:044E5D000000000051
-:044E5E000000000050
-:044E5F00000000004F
-:044E6000000000004E
-:044E6100000000004D
-:044E6200000000004C
-:044E6300000000004B
-:044E6400000000004A
-:044E65000000000049
-:044E66000000000048
-:044E67000000000047
-:044E68000000000046
-:044E69000000000045
-:044E6A000000000044
-:044E6B000000000043
-:044E6C000000000042
-:044E6D000000000041
-:044E6E000000000040
-:044E6F00000000003F
-:044E7000000000003E
-:044E7100000000003D
-:044E7200000000003C
-:044E7300000000003B
-:044E7400000000003A
-:044E75000000000039
-:044E76000000000038
-:044E77000000000037
-:044E78000000000036
-:044E79000000000035
-:044E7A000000000034
-:044E7B000000000033
-:044E7C000000000032
-:044E7D000000000031
-:044E7E000000000030
-:044E7F00000000002F
-:044E8000000000002E
-:044E8100000000002D
-:044E8200000000002C
-:044E8300000000002B
-:044E8400000000002A
-:044E85000000000029
-:044E86000000000028
-:044E87000000000027
-:044E88000000000026
-:044E89000000000025
-:044E8A000000000024
-:044E8B000000000023
-:044E8C000000000022
-:044E8D000000000021
-:044E8E000000000020
-:044E8F00000000001F
-:044E9000000000001E
-:044E9100000000001D
-:044E9200000000001C
-:044E9300000000001B
-:044E9400000000001A
-:044E95000000000019
-:044E96000000000018
-:044E97000000000017
-:044E98000000000016
-:044E99000000000015
-:044E9A000000000014
-:044E9B000000000013
-:044E9C000000000012
-:044E9D000000000011
-:044E9E000000000010
-:044E9F00000000000F
-:044EA000000000000E
-:044EA100000000000D
-:044EA200000000000C
-:044EA300000000000B
-:044EA400000000000A
-:044EA5000000000009
-:044EA6000000000008
-:044EA7000000000007
-:044EA8000000000006
-:044EA9000000000005
-:044EAA000000000004
-:044EAB000000000003
-:044EAC000000000002
-:044EAD000000000001
-:044EAE000000000000
-:044EAF0000000000FF
-:044EB00000000000FE
-:044EB10000000000FD
-:044EB20000000000FC
-:044EB30000000000FB
-:044EB40000000000FA
-:044EB50000000000F9
-:044EB60000000000F8
-:044EB70000000000F7
-:044EB80000000000F6
-:044EB90000000000F5
-:044EBA0000000000F4
-:044EBB0000000000F3
-:044EBC0000000000F2
-:044EBD0000000000F1
-:044EBE0000000000F0
-:044EBF0000000000EF
-:044EC00000000000EE
-:044EC10000000000ED
-:044EC20000000000EC
-:044EC30000000000EB
-:044EC40000000000EA
-:044EC50000000000E9
-:044EC60000000000E8
-:044EC70000000000E7
-:044EC80000000000E6
-:044EC90000000000E5
-:044ECA0000000000E4
-:044ECB0000000000E3
-:044ECC0000000000E2
-:044ECD0000000000E1
-:044ECE0000000000E0
-:044ECF0000000000DF
-:044ED00000000000DE
-:044ED10000000000DD
-:044ED20000000000DC
-:044ED30000000000DB
-:044ED40000000000DA
-:044ED50000000000D9
-:044ED60000000000D8
-:044ED70000000000D7
-:044ED80000000000D6
-:044ED90000000000D5
-:044EDA0000000000D4
-:044EDB0000000000D3
-:044EDC0000000000D2
-:044EDD0000000000D1
-:044EDE0000000000D0
-:044EDF0000000000CF
-:044EE00000000000CE
-:044EE10000000000CD
-:044EE20000000000CC
-:044EE30000000000CB
-:044EE40000000000CA
-:044EE50000000000C9
-:044EE60000000000C8
-:044EE70000000000C7
-:044EE80000000000C6
-:044EE90000000000C5
-:044EEA0000000000C4
-:044EEB0000000000C3
-:044EEC0000000000C2
-:044EED0000000000C1
-:044EEE0000000000C0
-:044EEF0000000000BF
-:044EF00000000000BE
-:044EF10000000000BD
-:044EF20000000000BC
-:044EF30000000000BB
-:044EF40000000000BA
-:044EF50000000000B9
-:044EF60000000000B8
-:044EF70000000000B7
-:044EF80000000000B6
-:044EF90000000000B5
-:044EFA0000000000B4
-:044EFB0000000000B3
-:044EFC0000000000B2
-:044EFD0000000000B1
-:044EFE0000000000B0
-:044EFF0000000000AF
-:044F000000000000AD
-:044F010000000000AC
-:044F020000000000AB
-:044F030000000000AA
-:044F040000000000A9
-:044F050000000000A8
-:044F060000000000A7
-:044F070000000000A6
-:044F080000000000A5
-:044F090000000000A4
-:044F0A0000000000A3
-:044F0B0000000000A2
-:044F0C0000000000A1
-:044F0D0000000000A0
-:044F0E00000000009F
-:044F0F00000000009E
-:044F1000000000009D
-:044F1100000000009C
-:044F1200000000009B
-:044F1300000000009A
-:044F14000000000099
-:044F15000000000098
-:044F16000000000097
-:044F17000000000096
-:044F18000000000095
-:044F19000000000094
-:044F1A000000000093
-:044F1B000000000092
-:044F1C000000000091
-:044F1D000000000090
-:044F1E00000000008F
-:044F1F00000000008E
-:044F2000000000008D
-:044F2100000000008C
-:044F2200000000008B
-:044F2300000000008A
-:044F24000000000089
-:044F25000000000088
-:044F26000000000087
-:044F27000000000086
-:044F28000000000085
-:044F29000000000084
-:044F2A000000000083
-:044F2B000000000082
-:044F2C000000000081
-:044F2D000000000080
-:044F2E00000000007F
-:044F2F00000000007E
-:044F3000000000007D
-:044F3100000000007C
-:044F3200000000007B
-:044F3300000000007A
-:044F34000000000079
-:044F35000000000078
-:044F36000000000077
-:044F37000000000076
-:044F38000000000075
-:044F39000000000074
-:044F3A000000000073
-:044F3B000000000072
-:044F3C000000000071
-:044F3D000000000070
-:044F3E00000000006F
-:044F3F00000000006E
-:044F4000000000006D
-:044F4100000000006C
-:044F4200000000006B
-:044F4300000000006A
-:044F44000000000069
-:044F45000000000068
-:044F46000000000067
-:044F47000000000066
-:044F48000000000065
-:044F49000000000064
-:044F4A000000000063
-:044F4B000000000062
-:044F4C000000000061
-:044F4D000000000060
-:044F4E00000000005F
-:044F4F00000000005E
-:044F5000000000005D
-:044F5100000000005C
-:044F5200000000005B
-:044F5300000000005A
-:044F54000000000059
-:044F55000000000058
-:044F56000000000057
-:044F57000000000056
-:044F58000000000055
-:044F59000000000054
-:044F5A000000000053
-:044F5B000000000052
-:044F5C000000000051
-:044F5D000000000050
-:044F5E00000000004F
-:044F5F00000000004E
-:044F6000000000004D
-:044F6100000000004C
-:044F6200000000004B
-:044F6300000000004A
-:044F64000000000049
-:044F65000000000048
-:044F66000000000047
-:044F67000000000046
-:044F68000000000045
-:044F69000000000044
-:044F6A000000000043
-:044F6B000000000042
-:044F6C000000000041
-:044F6D000000000040
-:044F6E00000000003F
-:044F6F00000000003E
-:044F7000000000003D
-:044F7100000000003C
-:044F7200000000003B
-:044F7300000000003A
-:044F74000000000039
-:044F75000000000038
-:044F76000000000037
-:044F77000000000036
-:044F78000000000035
-:044F79000000000034
-:044F7A000000000033
-:044F7B000000000032
-:044F7C000000000031
-:044F7D000000000030
-:044F7E00000000002F
-:044F7F00000000002E
-:044F8000000000002D
-:044F8100000000002C
-:044F8200000000002B
-:044F8300000000002A
-:044F84000000000029
-:044F85000000000028
-:044F86000000000027
-:044F87000000000026
-:044F88000000000025
-:044F89000000000024
-:044F8A000000000023
-:044F8B000000000022
-:044F8C000000000021
-:044F8D000000000020
-:044F8E00000000001F
-:044F8F00000000001E
-:044F9000000000001D
-:044F9100000000001C
-:044F9200000000001B
-:044F9300000000001A
-:044F94000000000019
-:044F95000000000018
-:044F96000000000017
-:044F97000000000016
-:044F98000000000015
-:044F99000000000014
-:044F9A000000000013
-:044F9B000000000012
-:044F9C000000000011
-:044F9D000000000010
-:044F9E00000000000F
-:044F9F00000000000E
-:044FA000000000000D
-:044FA100000000000C
-:044FA200000000000B
-:044FA300000000000A
-:044FA4000000000009
-:044FA5000000000008
-:044FA6000000000007
-:044FA7000000000006
-:044FA8000000000005
-:044FA9000000000004
-:044FAA000000000003
-:044FAB000000000002
-:044FAC000000000001
-:044FAD000000000000
-:044FAE0000000000FF
-:044FAF0000000000FE
-:044FB00000000000FD
-:044FB10000000000FC
-:044FB20000000000FB
-:044FB30000000000FA
-:044FB40000000000F9
-:044FB50000000000F8
-:044FB60000000000F7
-:044FB70000000000F6
-:044FB80000000000F5
-:044FB90000000000F4
-:044FBA0000000000F3
-:044FBB0000000000F2
-:044FBC0000000000F1
-:044FBD0000000000F0
-:044FBE0000000000EF
-:044FBF0000000000EE
-:044FC00000000000ED
-:044FC10000000000EC
-:044FC20000000000EB
-:044FC30000000000EA
-:044FC40000000000E9
-:044FC50000000000E8
-:044FC60000000000E7
-:044FC70000000000E6
-:044FC80000000000E5
-:044FC90000000000E4
-:044FCA0000000000E3
-:044FCB0000000000E2
-:044FCC0000000000E1
-:044FCD0000000000E0
-:044FCE0000000000DF
-:044FCF0000000000DE
-:044FD00000000000DD
-:044FD10000000000DC
-:044FD20000000000DB
-:044FD30000000000DA
-:044FD40000000000D9
-:044FD50000000000D8
-:044FD60000000000D7
-:044FD70000000000D6
-:044FD80000000000D5
-:044FD90000000000D4
-:044FDA0000000000D3
-:044FDB0000000000D2
-:044FDC0000000000D1
-:044FDD0000000000D0
-:044FDE0000000000CF
-:044FDF0000000000CE
-:044FE00000000000CD
-:044FE10000000000CC
-:044FE20000000000CB
-:044FE30000000000CA
-:044FE40000000000C9
-:044FE50000000000C8
-:044FE60000000000C7
-:044FE70000000000C6
-:044FE80000000000C5
-:044FE90000000000C4
-:044FEA0000000000C3
-:044FEB0000000000C2
-:044FEC0000000000C1
-:044FED0000000000C0
-:044FEE0000000000BF
-:044FEF0000000000BE
-:044FF00000000000BD
-:044FF10000000000BC
-:044FF20000000000BB
-:044FF30000000000BA
-:044FF40000000000B9
-:044FF50000000000B8
-:044FF60000000000B7
-:044FF70000000000B6
-:044FF80000000000B5
-:044FF90000000000B4
-:044FFA0000000000B3
-:044FFB0000000000B2
-:044FFC0000000000B1
-:044FFD0000000000B0
-:044FFE0000000000AF
-:044FFF0000000000AE
-:0450000000000000AC
-:0450010000000000AB
-:0450020000000000AA
-:0450030000000000A9
-:0450040000000000A8
-:0450050000000000A7
-:0450060000000000A6
-:0450070000000000A5
-:0450080000000000A4
-:0450090000000000A3
-:04500A0000000000A2
-:04500B0000000000A1
-:04500C0000000000A0
-:04500D00000000009F
-:04500E00000000009E
-:04500F00000000009D
-:04501000000000009C
-:04501100000000009B
-:04501200000000009A
-:045013000000000099
-:045014000000000098
-:045015000000000097
-:045016000000000096
-:045017000000000095
-:045018000000000094
-:045019000000000093
-:04501A000000000092
-:04501B000000000091
-:04501C000000000090
-:04501D00000000008F
-:04501E00000000008E
-:04501F00000000008D
-:04502000000000008C
-:04502100000000008B
-:04502200000000008A
-:045023000000000089
-:045024000000000088
-:045025000000000087
-:045026000000000086
-:045027000000000085
-:045028000000000084
-:045029000000000083
-:04502A000000000082
-:04502B000000000081
-:04502C000000000080
-:04502D00000000007F
-:04502E00000000007E
-:04502F00000000007D
-:04503000000000007C
-:04503100000000007B
-:04503200000000007A
-:045033000000000079
-:045034000000000078
-:045035000000000077
-:045036000000000076
-:045037000000000075
-:045038000000000074
-:045039000000000073
-:04503A000000000072
-:04503B000000000071
-:04503C000000000070
-:04503D00000000006F
-:04503E00000000006E
-:04503F00000000006D
-:04504000000000006C
-:04504100000000006B
-:04504200000000006A
-:045043000000000069
-:045044000000000068
-:045045000000000067
-:045046000000000066
-:045047000000000065
-:045048000000000064
-:045049000000000063
-:04504A000000000062
-:04504B000000000061
-:04504C000000000060
-:04504D00000000005F
-:04504E00000000005E
-:04504F00000000005D
-:04505000000000005C
-:04505100000000005B
-:04505200000000005A
-:045053000000000059
-:045054000000000058
-:045055000000000057
-:045056000000000056
-:045057000000000055
-:045058000000000054
-:045059000000000053
-:04505A000000000052
-:04505B000000000051
-:04505C000000000050
-:04505D00000000004F
-:04505E00000000004E
-:04505F00000000004D
-:04506000000000004C
-:04506100000000004B
-:04506200000000004A
-:045063000000000049
-:045064000000000048
-:045065000000000047
-:045066000000000046
-:045067000000000045
-:045068000000000044
-:045069000000000043
-:04506A000000000042
-:04506B000000000041
-:04506C000000000040
-:04506D00000000003F
-:04506E00000000003E
-:04506F00000000003D
-:04507000000000003C
-:04507100000000003B
-:04507200000000003A
-:045073000000000039
-:045074000000000038
-:045075000000000037
-:045076000000000036
-:045077000000000035
-:045078000000000034
-:045079000000000033
-:04507A000000000032
-:04507B000000000031
-:04507C000000000030
-:04507D00000000002F
-:04507E00000000002E
-:04507F00000000002D
-:04508000000000002C
-:04508100000000002B
-:04508200000000002A
-:045083000000000029
-:045084000000000028
-:045085000000000027
-:045086000000000026
-:045087000000000025
-:045088000000000024
-:045089000000000023
-:04508A000000000022
-:04508B000000000021
-:04508C000000000020
-:04508D00000000001F
-:04508E00000000001E
-:04508F00000000001D
-:04509000000000001C
-:04509100000000001B
-:04509200000000001A
-:045093000000000019
-:045094000000000018
-:045095000000000017
-:045096000000000016
-:045097000000000015
-:045098000000000014
-:045099000000000013
-:04509A000000000012
-:04509B000000000011
-:04509C000000000010
-:04509D00000000000F
-:04509E00000000000E
-:04509F00000000000D
-:0450A000000000000C
-:0450A100000000000B
-:0450A200000000000A
-:0450A3000000000009
-:0450A4000000000008
-:0450A5000000000007
-:0450A6000000000006
-:0450A7000000000005
-:0450A8000000000004
-:0450A9000000000003
-:0450AA000000000002
-:0450AB000000000001
-:0450AC000000000000
-:0450AD0000000000FF
-:0450AE0000000000FE
-:0450AF0000000000FD
-:0450B00000000000FC
-:0450B10000000000FB
-:0450B20000000000FA
-:0450B30000000000F9
-:0450B40000000000F8
-:0450B50000000000F7
-:0450B60000000000F6
-:0450B70000000000F5
-:0450B80000000000F4
-:0450B90000000000F3
-:0450BA0000000000F2
-:0450BB0000000000F1
-:0450BC0000000000F0
-:0450BD0000000000EF
-:0450BE0000000000EE
-:0450BF0000000000ED
-:0450C00000000000EC
-:0450C10000000000EB
-:0450C20000000000EA
-:0450C30000000000E9
-:0450C40000000000E8
-:0450C50000000000E7
-:0450C60000000000E6
-:0450C70000000000E5
-:0450C80000000000E4
-:0450C90000000000E3
-:0450CA0000000000E2
-:0450CB0000000000E1
-:0450CC0000000000E0
-:0450CD0000000000DF
-:0450CE0000000000DE
-:0450CF0000000000DD
-:0450D00000000000DC
-:0450D10000000000DB
-:0450D20000000000DA
-:0450D30000000000D9
-:0450D40000000000D8
-:0450D50000000000D7
-:0450D60000000000D6
-:0450D70000000000D5
-:0450D80000000000D4
-:0450D90000000000D3
-:0450DA0000000000D2
-:0450DB0000000000D1
-:0450DC0000000000D0
-:0450DD0000000000CF
-:0450DE0000000000CE
-:0450DF0000000000CD
-:0450E00000000000CC
-:0450E10000000000CB
-:0450E20000000000CA
-:0450E30000000000C9
-:0450E40000000000C8
-:0450E50000000000C7
-:0450E60000000000C6
-:0450E70000000000C5
-:0450E80000000000C4
-:0450E90000000000C3
-:0450EA0000000000C2
-:0450EB0000000000C1
-:0450EC0000000000C0
-:0450ED0000000000BF
-:0450EE0000000000BE
-:0450EF0000000000BD
-:0450F00000000000BC
-:0450F10000000000BB
-:0450F20000000000BA
-:0450F30000000000B9
-:0450F40000000000B8
-:0450F50000000000B7
-:0450F60000000000B6
-:0450F70000000000B5
-:0450F80000000000B4
-:0450F90000000000B3
-:0450FA0000000000B2
-:0450FB0000000000B1
-:0450FC0000000000B0
-:0450FD0000000000AF
-:0450FE0000000000AE
-:0450FF0000000000AD
-:0451000000000000AB
-:0451010000000000AA
-:0451020000000000A9
-:0451030000000000A8
-:0451040000000000A7
-:0451050000000000A6
-:0451060000000000A5
-:0451070000000000A4
-:0451080000000000A3
-:0451090000000000A2
-:04510A0000000000A1
-:04510B0000000000A0
-:04510C00000000009F
-:04510D00000000009E
-:04510E00000000009D
-:04510F00000000009C
-:04511000000000009B
-:04511100000000009A
-:045112000000000099
-:045113000000000098
-:045114000000000097
-:045115000000000096
-:045116000000000095
-:045117000000000094
-:045118000000000093
-:045119000000000092
-:04511A000000000091
-:04511B000000000090
-:04511C00000000008F
-:04511D00000000008E
-:04511E00000000008D
-:04511F00000000008C
-:04512000000000008B
-:04512100000000008A
-:045122000000000089
-:045123000000000088
-:045124000000000087
-:045125000000000086
-:045126000000000085
-:045127000000000084
-:045128000000000083
-:045129000000000082
-:04512A000000000081
-:04512B000000000080
-:04512C00000000007F
-:04512D00000000007E
-:04512E00000000007D
-:04512F00000000007C
-:04513000000000007B
-:04513100000000007A
-:045132000000000079
-:045133000000000078
-:045134000000000077
-:045135000000000076
-:045136000000000075
-:045137000000000074
-:045138000000000073
-:045139000000000072
-:04513A000000000071
-:04513B000000000070
-:04513C00000000006F
-:04513D00000000006E
-:04513E00000000006D
-:04513F00000000006C
-:04514000000000006B
-:04514100000000006A
-:045142000000000069
-:045143000000000068
-:045144000000000067
-:045145000000000066
-:045146000000000065
-:045147000000000064
-:045148000000000063
-:045149000000000062
-:04514A000000000061
-:04514B000000000060
-:04514C00000000005F
-:04514D00000000005E
-:04514E00000000005D
-:04514F00000000005C
-:04515000000000005B
-:04515100000000005A
-:045152000000000059
-:045153000000000058
-:045154000000000057
-:045155000000000056
-:045156000000000055
-:045157000000000054
-:045158000000000053
-:045159000000000052
-:04515A000000000051
-:04515B000000000050
-:04515C00000000004F
-:04515D00000000004E
-:04515E00000000004D
-:04515F00000000004C
-:04516000000000004B
-:04516100000000004A
-:045162000000000049
-:045163000000000048
-:045164000000000047
-:045165000000000046
-:045166000000000045
-:045167000000000044
-:045168000000000043
-:045169000000000042
-:04516A000000000041
-:04516B000000000040
-:04516C00000000003F
-:04516D00000000003E
-:04516E00000000003D
-:04516F00000000003C
-:04517000000000003B
-:04517100000000003A
-:045172000000000039
-:045173000000000038
-:045174000000000037
-:045175000000000036
-:045176000000000035
-:045177000000000034
-:045178000000000033
-:045179000000000032
-:04517A000000000031
-:04517B000000000030
-:04517C00000000002F
-:04517D00000000002E
-:04517E00000000002D
-:04517F00000000002C
-:04518000000000002B
-:04518100000000002A
-:045182000000000029
-:045183000000000028
-:045184000000000027
-:045185000000000026
-:045186000000000025
-:045187000000000024
-:045188000000000023
-:045189000000000022
-:04518A000000000021
-:04518B000000000020
-:04518C00000000001F
-:04518D00000000001E
-:04518E00000000001D
-:04518F00000000001C
-:04519000000000001B
-:04519100000000001A
-:045192000000000019
-:045193000000000018
-:045194000000000017
-:045195000000000016
-:045196000000000015
-:045197000000000014
-:045198000000000013
-:045199000000000012
-:04519A000000000011
-:04519B000000000010
-:04519C00000000000F
-:04519D00000000000E
-:04519E00000000000D
-:04519F00000000000C
-:0451A000000000000B
-:0451A100000000000A
-:0451A2000000000009
-:0451A3000000000008
-:0451A4000000000007
-:0451A5000000000006
-:0451A6000000000005
-:0451A7000000000004
-:0451A8000000000003
-:0451A9000000000002
-:0451AA000000000001
-:0451AB000000000000
-:0451AC0000000000FF
-:0451AD0000000000FE
-:0451AE0000000000FD
-:0451AF0000000000FC
-:0451B00000000000FB
-:0451B10000000000FA
-:0451B20000000000F9
-:0451B30000000000F8
-:0451B40000000000F7
-:0451B50000000000F6
-:0451B60000000000F5
-:0451B70000000000F4
-:0451B80000000000F3
-:0451B90000000000F2
-:0451BA0000000000F1
-:0451BB0000000000F0
-:0451BC0000000000EF
-:0451BD0000000000EE
-:0451BE0000000000ED
-:0451BF0000000000EC
-:0451C00000000000EB
-:0451C10000000000EA
-:0451C20000000000E9
-:0451C30000000000E8
-:0451C40000000000E7
-:0451C50000000000E6
-:0451C60000000000E5
-:0451C70000000000E4
-:0451C80000000000E3
-:0451C90000000000E2
-:0451CA0000000000E1
-:0451CB0000000000E0
-:0451CC0000000000DF
-:0451CD0000000000DE
-:0451CE0000000000DD
-:0451CF0000000000DC
-:0451D00000000000DB
-:0451D10000000000DA
-:0451D20000000000D9
-:0451D30000000000D8
-:0451D40000000000D7
-:0451D50000000000D6
-:0451D60000000000D5
-:0451D70000000000D4
-:0451D80000000000D3
-:0451D90000000000D2
-:0451DA0000000000D1
-:0451DB0000000000D0
-:0451DC0000000000CF
-:0451DD0000000000CE
-:0451DE0000000000CD
-:0451DF0000000000CC
-:0451E00000000000CB
-:0451E10000000000CA
-:0451E20000000000C9
-:0451E30000000000C8
-:0451E40000000000C7
-:0451E50000000000C6
-:0451E60000000000C5
-:0451E70000000000C4
-:0451E80000000000C3
-:0451E90000000000C2
-:0451EA0000000000C1
-:0451EB0000000000C0
-:0451EC0000000000BF
-:0451ED0000000000BE
-:0451EE0000000000BD
-:0451EF0000000000BC
-:0451F00000000000BB
-:0451F10000000000BA
-:0451F20000000000B9
-:0451F30000000000B8
-:0451F40000000000B7
-:0451F50000000000B6
-:0451F60000000000B5
-:0451F70000000000B4
-:0451F80000000000B3
-:0451F90000000000B2
-:0451FA0000000000B1
-:0451FB0000000000B0
-:0451FC0000000000AF
-:0451FD0000000000AE
-:0451FE0000000000AD
-:0451FF0000000000AC
-:0452000000000000AA
-:0452010000000000A9
-:0452020000000000A8
-:0452030000000000A7
-:0452040000000000A6
-:0452050000000000A5
-:0452060000000000A4
-:0452070000000000A3
-:0452080000000000A2
-:0452090000000000A1
-:04520A0000000000A0
-:04520B00000000009F
-:04520C00000000009E
-:04520D00000000009D
-:04520E00000000009C
-:04520F00000000009B
-:04521000000000009A
-:045211000000000099
-:045212000000000098
-:045213000000000097
-:045214000000000096
-:045215000000000095
-:045216000000000094
-:045217000000000093
-:045218000000000092
-:045219000000000091
-:04521A000000000090
-:04521B00000000008F
-:04521C00000000008E
-:04521D00000000008D
-:04521E00000000008C
-:04521F00000000008B
-:04522000000000008A
-:045221000000000089
-:045222000000000088
-:045223000000000087
-:045224000000000086
-:045225000000000085
-:045226000000000084
-:045227000000000083
-:045228000000000082
-:045229000000000081
-:04522A000000000080
-:04522B00000000007F
-:04522C00000000007E
-:04522D00000000007D
-:04522E00000000007C
-:04522F00000000007B
-:04523000000000007A
-:045231000000000079
-:045232000000000078
-:045233000000000077
-:045234000000000076
-:045235000000000075
-:045236000000000074
-:045237000000000073
-:045238000000000072
-:045239000000000071
-:04523A000000000070
-:04523B00000000006F
-:04523C00000000006E
-:04523D00000000006D
-:04523E00000000006C
-:04523F00000000006B
-:04524000000000006A
-:045241000000000069
-:045242000000000068
-:045243000000000067
-:045244000000000066
-:045245000000000065
-:045246000000000064
-:045247000000000063
-:045248000000000062
-:045249000000000061
-:04524A000000000060
-:04524B00000000005F
-:04524C00000000005E
-:04524D00000000005D
-:04524E00000000005C
-:04524F00000000005B
-:04525000000000005A
-:045251000000000059
-:045252000000000058
-:045253000000000057
-:045254000000000056
-:045255000000000055
-:045256000000000054
-:045257000000000053
-:045258000000000052
-:045259000000000051
-:04525A000000000050
-:04525B00000000004F
-:04525C00000000004E
-:04525D00000000004D
-:04525E00000000004C
-:04525F00000000004B
-:04526000000000004A
-:045261000000000049
-:045262000000000048
-:045263000000000047
-:045264000000000046
-:045265000000000045
-:045266000000000044
-:045267000000000043
-:045268000000000042
-:045269000000000041
-:04526A000000000040
-:04526B00000000003F
-:04526C00000000003E
-:04526D00000000003D
-:04526E00000000003C
-:04526F00000000003B
-:04527000000000003A
-:045271000000000039
-:045272000000000038
-:045273000000000037
-:045274000000000036
-:045275000000000035
-:045276000000000034
-:045277000000000033
-:045278000000000032
-:045279000000000031
-:04527A000000000030
-:04527B00000000002F
-:04527C00000000002E
-:04527D00000000002D
-:04527E00000000002C
-:04527F00000000002B
-:04528000000000002A
-:045281000000000029
-:045282000000000028
-:045283000000000027
-:045284000000000026
-:045285000000000025
-:045286000000000024
-:045287000000000023
-:045288000000000022
-:045289000000000021
-:04528A000000000020
-:04528B00000000001F
-:04528C00000000001E
-:04528D00000000001D
-:04528E00000000001C
-:04528F00000000001B
-:04529000000000001A
-:045291000000000019
-:045292000000000018
-:045293000000000017
-:045294000000000016
-:045295000000000015
-:045296000000000014
-:045297000000000013
-:045298000000000012
-:045299000000000011
-:04529A000000000010
-:04529B00000000000F
-:04529C00000000000E
-:04529D00000000000D
-:04529E00000000000C
-:04529F00000000000B
-:0452A000000000000A
-:0452A1000000000009
-:0452A2000000000008
-:0452A3000000000007
-:0452A4000000000006
-:0452A5000000000005
-:0452A6000000000004
-:0452A7000000000003
-:0452A8000000000002
-:0452A9000000000001
-:0452AA000000000000
-:0452AB0000000000FF
-:0452AC0000000000FE
-:0452AD0000000000FD
-:0452AE0000000000FC
-:0452AF0000000000FB
-:0452B00000000000FA
-:0452B10000000000F9
-:0452B20000000000F8
-:0452B30000000000F7
-:0452B40000000000F6
-:0452B50000000000F5
-:0452B60000000000F4
-:0452B70000000000F3
-:0452B80000000000F2
-:0452B90000000000F1
-:0452BA0000000000F0
-:0452BB0000000000EF
-:0452BC0000000000EE
-:0452BD0000000000ED
-:0452BE0000000000EC
-:0452BF0000000000EB
-:0452C00000000000EA
-:0452C10000000000E9
-:0452C20000000000E8
-:0452C30000000000E7
-:0452C40000000000E6
-:0452C50000000000E5
-:0452C60000000000E4
-:0452C70000000000E3
-:0452C80000000000E2
-:0452C90000000000E1
-:0452CA0000000000E0
-:0452CB0000000000DF
-:0452CC0000000000DE
-:0452CD0000000000DD
-:0452CE0000000000DC
-:0452CF0000000000DB
-:0452D00000000000DA
-:0452D10000000000D9
-:0452D20000000000D8
-:0452D30000000000D7
-:0452D40000000000D6
-:0452D50000000000D5
-:0452D60000000000D4
-:0452D70000000000D3
-:0452D80000000000D2
-:0452D90000000000D1
-:0452DA0000000000D0
-:0452DB0000000000CF
-:0452DC0000000000CE
-:0452DD0000000000CD
-:0452DE0000000000CC
-:0452DF0000000000CB
-:0452E00000000000CA
-:0452E10000000000C9
-:0452E20000000000C8
-:0452E30000000000C7
-:0452E40000000000C6
-:0452E50000000000C5
-:0452E60000000000C4
-:0452E70000000000C3
-:0452E80000000000C2
-:0452E90000000000C1
-:0452EA0000000000C0
-:0452EB0000000000BF
-:0452EC0000000000BE
-:0452ED0000000000BD
-:0452EE0000000000BC
-:0452EF0000000000BB
-:0452F00000000000BA
-:0452F10000000000B9
-:0452F20000000000B8
-:0452F30000000000B7
-:0452F40000000000B6
-:0452F50000000000B5
-:0452F60000000000B4
-:0452F70000000000B3
-:0452F80000000000B2
-:0452F90000000000B1
-:0452FA0000000000B0
-:0452FB0000000000AF
-:0452FC0000000000AE
-:0452FD0000000000AD
-:0452FE0000000000AC
-:0452FF0000000000AB
-:0453000000000000A9
-:0453010000000000A8
-:0453020000000000A7
-:0453030000000000A6
-:0453040000000000A5
-:0453050000000000A4
-:0453060000000000A3
-:0453070000000000A2
-:0453080000000000A1
-:0453090000000000A0
-:04530A00000000009F
-:04530B00000000009E
-:04530C00000000009D
-:04530D00000000009C
-:04530E00000000009B
-:04530F00000000009A
-:045310000000000099
-:045311000000000098
-:045312000000000097
-:045313000000000096
-:045314000000000095
-:045315000000000094
-:045316000000000093
-:045317000000000092
-:045318000000000091
-:045319000000000090
-:04531A00000000008F
-:04531B00000000008E
-:04531C00000000008D
-:04531D00000000008C
-:04531E00000000008B
-:04531F00000000008A
-:045320000000000089
-:045321000000000088
-:045322000000000087
-:045323000000000086
-:045324000000000085
-:045325000000000084
-:045326000000000083
-:045327000000000082
-:045328000000000081
-:045329000000000080
-:04532A00000000007F
-:04532B00000000007E
-:04532C00000000007D
-:04532D00000000007C
-:04532E00000000007B
-:04532F00000000007A
-:045330000000000079
-:045331000000000078
-:045332000000000077
-:045333000000000076
-:045334000000000075
-:045335000000000074
-:045336000000000073
-:045337000000000072
-:045338000000000071
-:045339000000000070
-:04533A00000000006F
-:04533B00000000006E
-:04533C00000000006D
-:04533D00000000006C
-:04533E00000000006B
-:04533F00000000006A
-:045340000000000069
-:045341000000000068
-:045342000000000067
-:045343000000000066
-:045344000000000065
-:045345000000000064
-:045346000000000063
-:045347000000000062
-:045348000000000061
-:045349000000000060
-:04534A00000000005F
-:04534B00000000005E
-:04534C00000000005D
-:04534D00000000005C
-:04534E00000000005B
-:04534F00000000005A
-:045350000000000059
-:045351000000000058
-:045352000000000057
-:045353000000000056
-:045354000000000055
-:045355000000000054
-:045356000000000053
-:045357000000000052
-:045358000000000051
-:045359000000000050
-:04535A00000000004F
-:04535B00000000004E
-:04535C00000000004D
-:04535D00000000004C
-:04535E00000000004B
-:04535F00000000004A
-:045360000000000049
-:045361000000000048
-:045362000000000047
-:045363000000000046
-:045364000000000045
-:045365000000000044
-:045366000000000043
-:045367000000000042
-:045368000000000041
-:045369000000000040
-:04536A00000000003F
-:04536B00000000003E
-:04536C00000000003D
-:04536D00000000003C
-:04536E00000000003B
-:04536F00000000003A
-:045370000000000039
-:045371000000000038
-:045372000000000037
-:045373000000000036
-:045374000000000035
-:045375000000000034
-:045376000000000033
-:045377000000000032
-:045378000000000031
-:045379000000000030
-:04537A00000000002F
-:04537B00000000002E
-:04537C00000000002D
-:04537D00000000002C
-:04537E00000000002B
-:04537F00000000002A
-:045380000000000029
-:045381000000000028
-:045382000000000027
-:045383000000000026
-:045384000000000025
-:045385000000000024
-:045386000000000023
-:045387000000000022
-:045388000000000021
-:045389000000000020
-:04538A00000000001F
-:04538B00000000001E
-:04538C00000000001D
-:04538D00000000001C
-:04538E00000000001B
-:04538F00000000001A
-:045390000000000019
-:045391000000000018
-:045392000000000017
-:045393000000000016
-:045394000000000015
-:045395000000000014
-:045396000000000013
-:045397000000000012
-:045398000000000011
-:045399000000000010
-:04539A00000000000F
-:04539B00000000000E
-:04539C00000000000D
-:04539D00000000000C
-:04539E00000000000B
-:04539F00000000000A
-:0453A0000000000009
-:0453A1000000000008
-:0453A2000000000007
-:0453A3000000000006
-:0453A4000000000005
-:0453A5000000000004
-:0453A6000000000003
-:0453A7000000000002
-:0453A8000000000001
-:0453A9000000000000
-:0453AA0000000000FF
-:0453AB0000000000FE
-:0453AC0000000000FD
-:0453AD0000000000FC
-:0453AE0000000000FB
-:0453AF0000000000FA
-:0453B00000000000F9
-:0453B10000000000F8
-:0453B20000000000F7
-:0453B30000000000F6
-:0453B40000000000F5
-:0453B50000000000F4
-:0453B60000000000F3
-:0453B70000000000F2
-:0453B80000000000F1
-:0453B90000000000F0
-:0453BA0000000000EF
-:0453BB0000000000EE
-:0453BC0000000000ED
-:0453BD0000000000EC
-:0453BE0000000000EB
-:0453BF0000000000EA
-:0453C00000000000E9
-:0453C10000000000E8
-:0453C20000000000E7
-:0453C30000000000E6
-:0453C40000000000E5
-:0453C50000000000E4
-:0453C60000000000E3
-:0453C70000000000E2
-:0453C80000000000E1
-:0453C90000000000E0
-:0453CA0000000000DF
-:0453CB0000000000DE
-:0453CC0000000000DD
-:0453CD0000000000DC
-:0453CE0000000000DB
-:0453CF0000000000DA
-:0453D00000000000D9
-:0453D10000000000D8
-:0453D20000000000D7
-:0453D30000000000D6
-:0453D40000000000D5
-:0453D50000000000D4
-:0453D60000000000D3
-:0453D70000000000D2
-:0453D80000000000D1
-:0453D90000000000D0
-:0453DA0000000000CF
-:0453DB0000000000CE
-:0453DC0000000000CD
-:0453DD0000000000CC
-:0453DE0000000000CB
-:0453DF0000000000CA
-:0453E00000000000C9
-:0453E10000000000C8
-:0453E20000000000C7
-:0453E30000000000C6
-:0453E40000000000C5
-:0453E50000000000C4
-:0453E60000000000C3
-:0453E70000000000C2
-:0453E80000000000C1
-:0453E90000000000C0
-:0453EA0000000000BF
-:0453EB0000000000BE
-:0453EC0000000000BD
-:0453ED0000000000BC
-:0453EE0000000000BB
-:0453EF0000000000BA
-:0453F00000000000B9
-:0453F10000000000B8
-:0453F20000000000B7
-:0453F30000000000B6
-:0453F40000000000B5
-:0453F50000000000B4
-:0453F60000000000B3
-:0453F70000000000B2
-:0453F80000000000B1
-:0453F90000000000B0
-:0453FA0000000000AF
-:0453FB0000000000AE
-:0453FC0000000000AD
-:0453FD0000000000AC
-:0453FE0000000000AB
-:0453FF0000000000AA
-:0454000000000000A8
-:0454010000000000A7
-:0454020000000000A6
-:0454030000000000A5
-:0454040000000000A4
-:0454050000000000A3
-:0454060000000000A2
-:0454070000000000A1
-:0454080000000000A0
-:04540900000000009F
-:04540A00000000009E
-:04540B00000000009D
-:04540C00000000009C
-:04540D00000000009B
-:04540E00000000009A
-:04540F000000000099
-:045410000000000098
-:045411000000000097
-:045412000000000096
-:045413000000000095
-:045414000000000094
-:045415000000000093
-:045416000000000092
-:045417000000000091
-:045418000000000090
-:04541900000000008F
-:04541A00000000008E
-:04541B00000000008D
-:04541C00000000008C
-:04541D00000000008B
-:04541E00000000008A
-:04541F000000000089
-:045420000000000088
-:045421000000000087
-:045422000000000086
-:045423000000000085
-:045424000000000084
-:045425000000000083
-:045426000000000082
-:045427000000000081
-:045428000000000080
-:04542900000000007F
-:04542A00000000007E
-:04542B00000000007D
-:04542C00000000007C
-:04542D00000000007B
-:04542E00000000007A
-:04542F000000000079
-:045430000000000078
-:045431000000000077
-:045432000000000076
-:045433000000000075
-:045434000000000074
-:045435000000000073
-:045436000000000072
-:045437000000000071
-:045438000000000070
-:04543900000000006F
-:04543A00000000006E
-:04543B00000000006D
-:04543C00000000006C
-:04543D00000000006B
-:04543E00000000006A
-:04543F000000000069
-:045440000000000068
-:045441000000000067
-:045442000000000066
-:045443000000000065
-:045444000000000064
-:045445000000000063
-:045446000000000062
-:045447000000000061
-:045448000000000060
-:04544900000000005F
-:04544A00000000005E
-:04544B00000000005D
-:04544C00000000005C
-:04544D00000000005B
-:04544E00000000005A
-:04544F000000000059
-:045450000000000058
-:045451000000000057
-:045452000000000056
-:045453000000000055
-:045454000000000054
-:045455000000000053
-:045456000000000052
-:045457000000000051
-:045458000000000050
-:04545900000000004F
-:04545A00000000004E
-:04545B00000000004D
-:04545C00000000004C
-:04545D00000000004B
-:04545E00000000004A
-:04545F000000000049
-:045460000000000048
-:045461000000000047
-:045462000000000046
-:045463000000000045
-:045464000000000044
-:045465000000000043
-:045466000000000042
-:045467000000000041
-:045468000000000040
-:04546900000000003F
-:04546A00000000003E
-:04546B00000000003D
-:04546C00000000003C
-:04546D00000000003B
-:04546E00000000003A
-:04546F000000000039
-:045470000000000038
-:045471000000000037
-:045472000000000036
-:045473000000000035
-:045474000000000034
-:045475000000000033
-:045476000000000032
-:045477000000000031
-:045478000000000030
-:04547900000000002F
-:04547A00000000002E
-:04547B00000000002D
-:04547C00000000002C
-:04547D00000000002B
-:04547E00000000002A
-:04547F000000000029
-:045480000000000028
-:045481000000000027
-:045482000000000026
-:045483000000000025
-:045484000000000024
-:045485000000000023
-:045486000000000022
-:045487000000000021
-:045488000000000020
-:04548900000000001F
-:04548A00000000001E
-:04548B00000000001D
-:04548C00000000001C
-:04548D00000000001B
-:04548E00000000001A
-:04548F000000000019
-:045490000000000018
-:045491000000000017
-:045492000000000016
-:045493000000000015
-:045494000000000014
-:045495000000000013
-:045496000000000012
-:045497000000000011
-:045498000000000010
-:04549900000000000F
-:04549A00000000000E
-:04549B00000000000D
-:04549C00000000000C
-:04549D00000000000B
-:04549E00000000000A
-:04549F000000000009
-:0454A0000000000008
-:0454A1000000000007
-:0454A2000000000006
-:0454A3000000000005
-:0454A4000000000004
-:0454A5000000000003
-:0454A6000000000002
-:0454A7000000000001
-:0454A8000000000000
-:0454A90000000000FF
-:0454AA0000000000FE
-:0454AB0000000000FD
-:0454AC0000000000FC
-:0454AD0000000000FB
-:0454AE0000000000FA
-:0454AF0000000000F9
-:0454B00000000000F8
-:0454B10000000000F7
-:0454B20000000000F6
-:0454B30000000000F5
-:0454B40000000000F4
-:0454B50000000000F3
-:0454B60000000000F2
-:0454B70000000000F1
-:0454B80000000000F0
-:0454B90000000000EF
-:0454BA0000000000EE
-:0454BB0000000000ED
-:0454BC0000000000EC
-:0454BD0000000000EB
-:0454BE0000000000EA
-:0454BF0000000000E9
-:0454C00000000000E8
-:0454C10000000000E7
-:0454C20000000000E6
-:0454C30000000000E5
-:0454C40000000000E4
-:0454C50000000000E3
-:0454C60000000000E2
-:0454C70000000000E1
-:0454C80000000000E0
-:0454C90000000000DF
-:0454CA0000000000DE
-:0454CB0000000000DD
-:0454CC0000000000DC
-:0454CD0000000000DB
-:0454CE0000000000DA
-:0454CF0000000000D9
-:0454D00000000000D8
-:0454D10000000000D7
-:0454D20000000000D6
-:0454D30000000000D5
-:0454D40000000000D4
-:0454D50000000000D3
-:0454D60000000000D2
-:0454D70000000000D1
-:0454D80000000000D0
-:0454D90000000000CF
-:0454DA0000000000CE
-:0454DB0000000000CD
-:0454DC0000000000CC
-:0454DD0000000000CB
-:0454DE0000000000CA
-:0454DF0000000000C9
-:0454E00000000000C8
-:0454E10000000000C7
-:0454E20000000000C6
-:0454E30000000000C5
-:0454E40000000000C4
-:0454E50000000000C3
-:0454E60000000000C2
-:0454E70000000000C1
-:0454E80000000000C0
-:0454E90000000000BF
-:0454EA0000000000BE
-:0454EB0000000000BD
-:0454EC0000000000BC
-:0454ED0000000000BB
-:0454EE0000000000BA
-:0454EF0000000000B9
-:0454F00000000000B8
-:0454F10000000000B7
-:0454F20000000000B6
-:0454F30000000000B5
-:0454F40000000000B4
-:0454F50000000000B3
-:0454F60000000000B2
-:0454F70000000000B1
-:0454F80000000000B0
-:0454F90000000000AF
-:0454FA0000000000AE
-:0454FB0000000000AD
-:0454FC0000000000AC
-:0454FD0000000000AB
-:0454FE0000000000AA
-:0454FF0000000000A9
-:0455000000000000A7
-:0455010000000000A6
-:0455020000000000A5
-:0455030000000000A4
-:0455040000000000A3
-:0455050000000000A2
-:0455060000000000A1
-:0455070000000000A0
-:04550800000000009F
-:04550900000000009E
-:04550A00000000009D
-:04550B00000000009C
-:04550C00000000009B
-:04550D00000000009A
-:04550E000000000099
-:04550F000000000098
-:045510000000000097
-:045511000000000096
-:045512000000000095
-:045513000000000094
-:045514000000000093
-:045515000000000092
-:045516000000000091
-:045517000000000090
-:04551800000000008F
-:04551900000000008E
-:04551A00000000008D
-:04551B00000000008C
-:04551C00000000008B
-:04551D00000000008A
-:04551E000000000089
-:04551F000000000088
-:045520000000000087
-:045521000000000086
-:045522000000000085
-:045523000000000084
-:045524000000000083
-:045525000000000082
-:045526000000000081
-:045527000000000080
-:04552800000000007F
-:04552900000000007E
-:04552A00000000007D
-:04552B00000000007C
-:04552C00000000007B
-:04552D00000000007A
-:04552E000000000079
-:04552F000000000078
-:045530000000000077
-:045531000000000076
-:045532000000000075
-:045533000000000074
-:045534000000000073
-:045535000000000072
-:045536000000000071
-:045537000000000070
-:04553800000000006F
-:04553900000000006E
-:04553A00000000006D
-:04553B00000000006C
-:04553C00000000006B
-:04553D00000000006A
-:04553E000000000069
-:04553F000000000068
-:045540000000000067
-:045541000000000066
-:045542000000000065
-:045543000000000064
-:045544000000000063
-:045545000000000062
-:045546000000000061
-:045547000000000060
-:04554800000000005F
-:04554900000000005E
-:04554A00000000005D
-:04554B00000000005C
-:04554C00000000005B
-:04554D00000000005A
-:04554E000000000059
-:04554F000000000058
-:045550000000000057
-:045551000000000056
-:045552000000000055
-:045553000000000054
-:045554000000000053
-:045555000000000052
-:045556000000000051
-:045557000000000050
-:04555800000000004F
-:04555900000000004E
-:04555A00000000004D
-:04555B00000000004C
-:04555C00000000004B
-:04555D00000000004A
-:04555E000000000049
-:04555F000000000048
-:045560000000000047
-:045561000000000046
-:045562000000000045
-:045563000000000044
-:045564000000000043
-:045565000000000042
-:045566000000000041
-:045567000000000040
-:04556800000000003F
-:04556900000000003E
-:04556A00000000003D
-:04556B00000000003C
-:04556C00000000003B
-:04556D00000000003A
-:04556E000000000039
-:04556F000000000038
-:045570000000000037
-:045571000000000036
-:045572000000000035
-:045573000000000034
-:045574000000000033
-:045575000000000032
-:045576000000000031
-:045577000000000030
-:04557800000000002F
-:04557900000000002E
-:04557A00000000002D
-:04557B00000000002C
-:04557C00000000002B
-:04557D00000000002A
-:04557E000000000029
-:04557F000000000028
-:045580000000000027
-:045581000000000026
-:045582000000000025
-:045583000000000024
-:045584000000000023
-:045585000000000022
-:045586000000000021
-:045587000000000020
-:04558800000000001F
-:04558900000000001E
-:04558A00000000001D
-:04558B00000000001C
-:04558C00000000001B
-:04558D00000000001A
-:04558E000000000019
-:04558F000000000018
-:045590000000000017
-:045591000000000016
-:045592000000000015
-:045593000000000014
-:045594000000000013
-:045595000000000012
-:045596000000000011
-:045597000000000010
-:04559800000000000F
-:04559900000000000E
-:04559A00000000000D
-:04559B00000000000C
-:04559C00000000000B
-:04559D00000000000A
-:04559E000000000009
-:04559F000000000008
-:0455A0000000000007
-:0455A1000000000006
-:0455A2000000000005
-:0455A3000000000004
-:0455A4000000000003
-:0455A5000000000002
-:0455A6000000000001
-:0455A7000000000000
-:0455A80000000000FF
-:0455A90000000000FE
-:0455AA0000000000FD
-:0455AB0000000000FC
-:0455AC0000000000FB
-:0455AD0000000000FA
-:0455AE0000000000F9
-:0455AF0000000000F8
-:0455B00000000000F7
-:0455B10000000000F6
-:0455B20000000000F5
-:0455B30000000000F4
-:0455B40000000000F3
-:0455B50000000000F2
-:0455B60000000000F1
-:0455B70000000000F0
-:0455B80000000000EF
-:0455B90000000000EE
-:0455BA0000000000ED
-:0455BB0000000000EC
-:0455BC0000000000EB
-:0455BD0000000000EA
-:0455BE0000000000E9
-:0455BF0000000000E8
-:0455C00000000000E7
-:0455C10000000000E6
-:0455C20000000000E5
-:0455C30000000000E4
-:0455C40000000000E3
-:0455C50000000000E2
-:0455C60000000000E1
-:0455C70000000000E0
-:0455C80000000000DF
-:0455C90000000000DE
-:0455CA0000000000DD
-:0455CB0000000000DC
-:0455CC0000000000DB
-:0455CD0000000000DA
-:0455CE0000000000D9
-:0455CF0000000000D8
-:0455D00000000000D7
-:0455D10000000000D6
-:0455D20000000000D5
-:0455D30000000000D4
-:0455D40000000000D3
-:0455D50000000000D2
-:0455D60000000000D1
-:0455D70000000000D0
-:0455D80000000000CF
-:0455D90000000000CE
-:0455DA0000000000CD
-:0455DB0000000000CC
-:0455DC0000000000CB
-:0455DD0000000000CA
-:0455DE0000000000C9
-:0455DF0000000000C8
-:0455E00000000000C7
-:0455E10000000000C6
-:0455E20000000000C5
-:0455E30000000000C4
-:0455E40000000000C3
-:0455E50000000000C2
-:0455E60000000000C1
-:0455E70000000000C0
-:0455E80000000000BF
-:0455E90000000000BE
-:0455EA0000000000BD
-:0455EB0000000000BC
-:0455EC0000000000BB
-:0455ED0000000000BA
-:0455EE0000000000B9
-:0455EF0000000000B8
-:0455F00000000000B7
-:0455F10000000000B6
-:0455F20000000000B5
-:0455F30000000000B4
-:0455F40000000000B3
-:0455F50000000000B2
-:0455F60000000000B1
-:0455F70000000000B0
-:0455F80000000000AF
-:0455F90000000000AE
-:0455FA0000000000AD
-:0455FB0000000000AC
-:0455FC0000000000AB
-:0455FD0000000000AA
-:0455FE0000000000A9
-:0455FF0000000000A8
-:0456000000000000A6
-:0456010000000000A5
-:0456020000000000A4
-:0456030000000000A3
-:0456040000000000A2
-:0456050000000000A1
-:0456060000000000A0
-:04560700000000009F
-:04560800000000009E
-:04560900000000009D
-:04560A00000000009C
-:04560B00000000009B
-:04560C00000000009A
-:04560D000000000099
-:04560E000000000098
-:04560F000000000097
-:045610000000000096
-:045611000000000095
-:045612000000000094
-:045613000000000093
-:045614000000000092
-:045615000000000091
-:045616000000000090
-:04561700000000008F
-:04561800000000008E
-:04561900000000008D
-:04561A00000000008C
-:04561B00000000008B
-:04561C00000000008A
-:04561D000000000089
-:04561E000000000088
-:04561F000000000087
-:045620000000000086
-:045621000000000085
-:045622000000000084
-:045623000000000083
-:045624000000000082
-:045625000000000081
-:045626000000000080
-:04562700000000007F
-:04562800000000007E
-:04562900000000007D
-:04562A00000000007C
-:04562B00000000007B
-:04562C00000000007A
-:04562D000000000079
-:04562E000000000078
-:04562F000000000077
-:045630000000000076
-:045631000000000075
-:045632000000000074
-:045633000000000073
-:045634000000000072
-:045635000000000071
-:045636000000000070
-:04563700000000006F
-:04563800000000006E
-:04563900000000006D
-:04563A00000000006C
-:04563B00000000006B
-:04563C00000000006A
-:04563D000000000069
-:04563E000000000068
-:04563F000000000067
-:045640000000000066
-:045641000000000065
-:045642000000000064
-:045643000000000063
-:045644000000000062
-:045645000000000061
-:045646000000000060
-:04564700000000005F
-:04564800000000005E
-:04564900000000005D
-:04564A00000000005C
-:04564B00000000005B
-:04564C00000000005A
-:04564D000000000059
-:04564E000000000058
-:04564F000000000057
-:045650000000000056
-:045651000000000055
-:045652000000000054
-:045653000000000053
-:045654000000000052
-:045655000000000051
-:045656000000000050
-:04565700000000004F
-:04565800000000004E
-:04565900000000004D
-:04565A00000000004C
-:04565B00000000004B
-:04565C00000000004A
-:04565D000000000049
-:04565E000000000048
-:04565F000000000047
-:045660000000000046
-:045661000000000045
-:045662000000000044
-:045663000000000043
-:045664000000000042
-:045665000000000041
-:045666000000000040
-:04566700000000003F
-:04566800000000003E
-:04566900000000003D
-:04566A00000000003C
-:04566B00000000003B
-:04566C00000000003A
-:04566D000000000039
-:04566E000000000038
-:04566F000000000037
-:045670000000000036
-:045671000000000035
-:045672000000000034
-:045673000000000033
-:045674000000000032
-:045675000000000031
-:045676000000000030
-:04567700000000002F
-:04567800000000002E
-:04567900000000002D
-:04567A00000000002C
-:04567B00000000002B
-:04567C00000000002A
-:04567D000000000029
-:04567E000000000028
-:04567F000000000027
-:045680000000000026
-:045681000000000025
-:045682000000000024
-:045683000000000023
-:045684000000000022
-:045685000000000021
-:045686000000000020
-:04568700000000001F
-:04568800000000001E
-:04568900000000001D
-:04568A00000000001C
-:04568B00000000001B
-:04568C00000000001A
-:04568D000000000019
-:04568E000000000018
-:04568F000000000017
-:045690000000000016
-:045691000000000015
-:045692000000000014
-:045693000000000013
-:045694000000000012
-:045695000000000011
-:045696000000000010
-:04569700000000000F
-:04569800000000000E
-:04569900000000000D
-:04569A00000000000C
-:04569B00000000000B
-:04569C00000000000A
-:04569D000000000009
-:04569E000000000008
-:04569F000000000007
-:0456A0000000000006
-:0456A1000000000005
-:0456A2000000000004
-:0456A3000000000003
-:0456A4000000000002
-:0456A5000000000001
-:0456A6000000000000
-:0456A70000000000FF
-:0456A80000000000FE
-:0456A90000000000FD
-:0456AA0000000000FC
-:0456AB0000000000FB
-:0456AC0000000000FA
-:0456AD0000000000F9
-:0456AE0000000000F8
-:0456AF0000000000F7
-:0456B00000000000F6
-:0456B10000000000F5
-:0456B20000000000F4
-:0456B30000000000F3
-:0456B40000000000F2
-:0456B50000000000F1
-:0456B60000000000F0
-:0456B70000000000EF
-:0456B80000000000EE
-:0456B90000000000ED
-:0456BA0000000000EC
-:0456BB0000000000EB
-:0456BC0000000000EA
-:0456BD0000000000E9
-:0456BE0000000000E8
-:0456BF0000000000E7
-:0456C00000000000E6
-:0456C10000000000E5
-:0456C20000000000E4
-:0456C30000000000E3
-:0456C40000000000E2
-:0456C50000000000E1
-:0456C60000000000E0
-:0456C70000000000DF
-:0456C80000000000DE
-:0456C90000000000DD
-:0456CA0000000000DC
-:0456CB0000000000DB
-:0456CC0000000000DA
-:0456CD0000000000D9
-:0456CE0000000000D8
-:0456CF0000000000D7
-:0456D00000000000D6
-:0456D10000000000D5
-:0456D20000000000D4
-:0456D30000000000D3
-:0456D40000000000D2
-:0456D50000000000D1
-:0456D60000000000D0
-:0456D70000000000CF
-:0456D80000000000CE
-:0456D90000000000CD
-:0456DA0000000000CC
-:0456DB0000000000CB
-:0456DC0000000000CA
-:0456DD0000000000C9
-:0456DE0000000000C8
-:0456DF0000000000C7
-:0456E00000000000C6
-:0456E10000000000C5
-:0456E20000000000C4
-:0456E30000000000C3
-:0456E40000000000C2
-:0456E50000000000C1
-:0456E60000000000C0
-:0456E70000000000BF
-:0456E80000000000BE
-:0456E90000000000BD
-:0456EA0000000000BC
-:0456EB0000000000BB
-:0456EC0000000000BA
-:0456ED0000000000B9
-:0456EE0000000000B8
-:0456EF0000000000B7
-:0456F00000000000B6
-:0456F10000000000B5
-:0456F20000000000B4
-:0456F30000000000B3
-:0456F40000000000B2
-:0456F50000000000B1
-:0456F60000000000B0
-:0456F70000000000AF
-:0456F80000000000AE
-:0456F90000000000AD
-:0456FA0000000000AC
-:0456FB0000000000AB
-:0456FC0000000000AA
-:0456FD0000000000A9
-:0456FE0000000000A8
-:0456FF0000000000A7
-:0457000000000000A5
-:0457010000000000A4
-:0457020000000000A3
-:0457030000000000A2
-:0457040000000000A1
-:0457050000000000A0
-:04570600000000009F
-:04570700000000009E
-:04570800000000009D
-:04570900000000009C
-:04570A00000000009B
-:04570B00000000009A
-:04570C000000000099
-:04570D000000000098
-:04570E000000000097
-:04570F000000000096
-:045710000000000095
-:045711000000000094
-:045712000000000093
-:045713000000000092
-:045714000000000091
-:045715000000000090
-:04571600000000008F
-:04571700000000008E
-:04571800000000008D
-:04571900000000008C
-:04571A00000000008B
-:04571B00000000008A
-:04571C000000000089
-:04571D000000000088
-:04571E000000000087
-:04571F000000000086
-:045720000000000085
-:045721000000000084
-:045722000000000083
-:045723000000000082
-:045724000000000081
-:045725000000000080
-:04572600000000007F
-:04572700000000007E
-:04572800000000007D
-:04572900000000007C
-:04572A00000000007B
-:04572B00000000007A
-:04572C000000000079
-:04572D000000000078
-:04572E000000000077
-:04572F000000000076
-:045730000000000075
-:045731000000000074
-:045732000000000073
-:045733000000000072
-:045734000000000071
-:045735000000000070
-:04573600000000006F
-:04573700000000006E
-:04573800000000006D
-:04573900000000006C
-:04573A00000000006B
-:04573B00000000006A
-:04573C000000000069
-:04573D000000000068
-:04573E000000000067
-:04573F000000000066
-:045740000000000065
-:045741000000000064
-:045742000000000063
-:045743000000000062
-:045744000000000061
-:045745000000000060
-:04574600000000005F
-:04574700000000005E
-:04574800000000005D
-:04574900000000005C
-:04574A00000000005B
-:04574B00000000005A
-:04574C000000000059
-:04574D000000000058
-:04574E000000000057
-:04574F000000000056
-:045750000000000055
-:045751000000000054
-:045752000000000053
-:045753000000000052
-:045754000000000051
-:045755000000000050
-:04575600000000004F
-:04575700000000004E
-:04575800000000004D
-:04575900000000004C
-:04575A00000000004B
-:04575B00000000004A
-:04575C000000000049
-:04575D000000000048
-:04575E000000000047
-:04575F000000000046
-:045760000000000045
-:045761000000000044
-:045762000000000043
-:045763000000000042
-:045764000000000041
-:045765000000000040
-:04576600000000003F
-:04576700000000003E
-:04576800000000003D
-:04576900000000003C
-:04576A00000000003B
-:04576B00000000003A
-:04576C000000000039
-:04576D000000000038
-:04576E000000000037
-:04576F000000000036
-:045770000000000035
-:045771000000000034
-:045772000000000033
-:045773000000000032
-:045774000000000031
-:045775000000000030
-:04577600000000002F
-:04577700000000002E
-:04577800000000002D
-:04577900000000002C
-:04577A00000000002B
-:04577B00000000002A
-:04577C000000000029
-:04577D000000000028
-:04577E000000000027
-:04577F000000000026
-:045780000000000025
-:045781000000000024
-:045782000000000023
-:045783000000000022
-:045784000000000021
-:045785000000000020
-:04578600000000001F
-:04578700000000001E
-:04578800000000001D
-:04578900000000001C
-:04578A00000000001B
-:04578B00000000001A
-:04578C000000000019
-:04578D000000000018
-:04578E000000000017
-:04578F000000000016
-:045790000000000015
-:045791000000000014
-:045792000000000013
-:045793000000000012
-:045794000000000011
-:045795000000000010
-:04579600000000000F
-:04579700000000000E
-:04579800000000000D
-:04579900000000000C
-:04579A00000000000B
-:04579B00000000000A
-:04579C000000000009
-:04579D000000000008
-:04579E000000000007
-:04579F000000000006
-:0457A0000000000005
-:0457A1000000000004
-:0457A2000000000003
-:0457A3000000000002
-:0457A4000000000001
-:0457A5000000000000
-:0457A60000000000FF
-:0457A70000000000FE
-:0457A80000000000FD
-:0457A90000000000FC
-:0457AA0000000000FB
-:0457AB0000000000FA
-:0457AC0000000000F9
-:0457AD0000000000F8
-:0457AE0000000000F7
-:0457AF0000000000F6
-:0457B00000000000F5
-:0457B10000000000F4
-:0457B20000000000F3
-:0457B30000000000F2
-:0457B40000000000F1
-:0457B50000000000F0
-:0457B60000000000EF
-:0457B70000000000EE
-:0457B80000000000ED
-:0457B90000000000EC
-:0457BA0000000000EB
-:0457BB0000000000EA
-:0457BC0000000000E9
-:0457BD0000000000E8
-:0457BE0000000000E7
-:0457BF0000000000E6
-:0457C00000000000E5
-:0457C10000000000E4
-:0457C20000000000E3
-:0457C30000000000E2
-:0457C40000000000E1
-:0457C50000000000E0
-:0457C60000000000DF
-:0457C70000000000DE
-:0457C80000000000DD
-:0457C90000000000DC
-:0457CA0000000000DB
-:0457CB0000000000DA
-:0457CC0000000000D9
-:0457CD0000000000D8
-:0457CE0000000000D7
-:0457CF0000000000D6
-:0457D00000000000D5
-:0457D10000000000D4
-:0457D20000000000D3
-:0457D30000000000D2
-:0457D40000000000D1
-:0457D50000000000D0
-:0457D60000000000CF
-:0457D70000000000CE
-:0457D80000000000CD
-:0457D90000000000CC
-:0457DA0000000000CB
-:0457DB0000000000CA
-:0457DC0000000000C9
-:0457DD0000000000C8
-:0457DE0000000000C7
-:0457DF0000000000C6
-:0457E00000000000C5
-:0457E10000000000C4
-:0457E20000000000C3
-:0457E30000000000C2
-:0457E40000000000C1
-:0457E50000000000C0
-:0457E60000000000BF
-:0457E70000000000BE
-:0457E80000000000BD
-:0457E90000000000BC
-:0457EA0000000000BB
-:0457EB0000000000BA
-:0457EC0000000000B9
-:0457ED0000000000B8
-:0457EE0000000000B7
-:0457EF0000000000B6
-:0457F00000000000B5
-:0457F10000000000B4
-:0457F20000000000B3
-:0457F30000000000B2
-:0457F40000000000B1
-:0457F50000000000B0
-:0457F60000000000AF
-:0457F70000000000AE
-:0457F80000000000AD
-:0457F90000000000AC
-:0457FA0000000000AB
-:0457FB0000000000AA
-:0457FC0000000000A9
-:0457FD0000000000A8
-:0457FE0000000000A7
-:0457FF0000000000A6
-:0458000000000000A4
-:0458010000000000A3
-:0458020000000000A2
-:0458030000000000A1
-:0458040000000000A0
-:04580500000000009F
-:04580600000000009E
-:04580700000000009D
-:04580800000000009C
-:04580900000000009B
-:04580A00000000009A
-:04580B000000000099
-:04580C000000000098
-:04580D000000000097
-:04580E000000000096
-:04580F000000000095
-:045810000000000094
-:045811000000000093
-:045812000000000092
-:045813000000000091
-:045814000000000090
-:04581500000000008F
-:04581600000000008E
-:04581700000000008D
-:04581800000000008C
-:04581900000000008B
-:04581A00000000008A
-:04581B000000000089
-:04581C000000000088
-:04581D000000000087
-:04581E000000000086
-:04581F000000000085
-:045820000000000084
-:045821000000000083
-:045822000000000082
-:045823000000000081
-:045824000000000080
-:04582500000000007F
-:04582600000000007E
-:04582700000000007D
-:04582800000000007C
-:04582900000000007B
-:04582A00000000007A
-:04582B000000000079
-:04582C000000000078
-:04582D000000000077
-:04582E000000000076
-:04582F000000000075
-:045830000000000074
-:045831000000000073
-:045832000000000072
-:045833000000000071
-:045834000000000070
-:04583500000000006F
-:04583600000000006E
-:04583700000000006D
-:04583800000000006C
-:04583900000000006B
-:04583A00000000006A
-:04583B000000000069
-:04583C000000000068
-:04583D000000000067
-:04583E000000000066
-:04583F000000000065
-:045840000000000064
-:045841000000000063
-:045842000000000062
-:045843000000000061
-:045844000000000060
-:04584500000000005F
-:04584600000000005E
-:04584700000000005D
-:04584800000000005C
-:04584900000000005B
-:04584A00000000005A
-:04584B000000000059
-:04584C000000000058
-:04584D000000000057
-:04584E000000000056
-:04584F000000000055
-:045850000000000054
-:045851000000000053
-:045852000000000052
-:045853000000000051
-:045854000000000050
-:04585500000000004F
-:04585600000000004E
-:04585700000000004D
-:04585800000000004C
-:04585900000000004B
-:04585A00000000004A
-:04585B000000000049
-:04585C000000000048
-:04585D000000000047
-:04585E000000000046
-:04585F000000000045
-:045860000000000044
-:045861000000000043
-:045862000000000042
-:045863000000000041
-:045864000000000040
-:04586500000000003F
-:04586600000000003E
-:04586700000000003D
-:04586800000000003C
-:04586900000000003B
-:04586A00000000003A
-:04586B000000000039
-:04586C000000000038
-:04586D000000000037
-:04586E000000000036
-:04586F000000000035
-:045870000000000034
-:045871000000000033
-:045872000000000032
-:045873000000000031
-:045874000000000030
-:04587500000000002F
-:04587600000000002E
-:04587700000000002D
-:04587800000000002C
-:04587900000000002B
-:04587A00000000002A
-:04587B000000000029
-:04587C000000000028
-:04587D000000000027
-:04587E000000000026
-:04587F000000000025
-:045880000000000024
-:045881000000000023
-:045882000000000022
-:045883000000000021
-:045884000000000020
-:04588500000000001F
-:04588600000000001E
-:04588700000000001D
-:04588800000000001C
-:04588900000000001B
-:04588A00000000001A
-:04588B000000000019
-:04588C000000000018
-:04588D000000000017
-:04588E000000000016
-:04588F000000000015
-:045890000000000014
-:045891000000000013
-:045892000000000012
-:045893000000000011
-:045894000000000010
-:04589500000000000F
-:04589600000000000E
-:04589700000000000D
-:04589800000000000C
-:04589900000000000B
-:04589A00000000000A
-:04589B000000000009
-:04589C000000000008
-:04589D000000000007
-:04589E000000000006
-:04589F000000000005
-:0458A0000000000004
-:0458A1000000000003
-:0458A2000000000002
-:0458A3000000000001
-:0458A4000000000000
-:0458A50000000000FF
-:0458A60000000000FE
-:0458A70000000000FD
-:0458A80000000000FC
-:0458A90000000000FB
-:0458AA0000000000FA
-:0458AB0000000000F9
-:0458AC0000000000F8
-:0458AD0000000000F7
-:0458AE0000000000F6
-:0458AF0000000000F5
-:0458B00000000000F4
-:0458B10000000000F3
-:0458B20000000000F2
-:0458B30000000000F1
-:0458B40000000000F0
-:0458B50000000000EF
-:0458B60000000000EE
-:0458B70000000000ED
-:0458B80000000000EC
-:0458B90000000000EB
-:0458BA0000000000EA
-:0458BB0000000000E9
-:0458BC0000000000E8
-:0458BD0000000000E7
-:0458BE0000000000E6
-:0458BF0000000000E5
-:0458C00000000000E4
-:0458C10000000000E3
-:0458C20000000000E2
-:0458C30000000000E1
-:0458C40000000000E0
-:0458C50000000000DF
-:0458C60000000000DE
-:0458C70000000000DD
-:0458C80000000000DC
-:0458C90000000000DB
-:0458CA0000000000DA
-:0458CB0000000000D9
-:0458CC0000000000D8
-:0458CD0000000000D7
-:0458CE0000000000D6
-:0458CF0000000000D5
-:0458D00000000000D4
-:0458D10000000000D3
-:0458D20000000000D2
-:0458D30000000000D1
-:0458D40000000000D0
-:0458D50000000000CF
-:0458D60000000000CE
-:0458D70000000000CD
-:0458D80000000000CC
-:0458D90000000000CB
-:0458DA0000000000CA
-:0458DB0000000000C9
-:0458DC0000000000C8
-:0458DD0000000000C7
-:0458DE0000000000C6
-:0458DF0000000000C5
-:0458E00000000000C4
-:0458E10000000000C3
-:0458E20000000000C2
-:0458E30000000000C1
-:0458E40000000000C0
-:0458E50000000000BF
-:0458E60000000000BE
-:0458E70000000000BD
-:0458E80000000000BC
-:0458E90000000000BB
-:0458EA0000000000BA
-:0458EB0000000000B9
-:0458EC0000000000B8
-:0458ED0000000000B7
-:0458EE0000000000B6
-:0458EF0000000000B5
-:0458F00000000000B4
-:0458F10000000000B3
-:0458F20000000000B2
-:0458F30000000000B1
-:0458F40000000000B0
-:0458F50000000000AF
-:0458F60000000000AE
-:0458F70000000000AD
-:0458F80000000000AC
-:0458F90000000000AB
-:0458FA0000000000AA
-:0458FB0000000000A9
-:0458FC0000000000A8
-:0458FD0000000000A7
-:0458FE0000000000A6
-:0458FF0000000000A5
-:0459000000000000A3
-:0459010000000000A2
-:0459020000000000A1
-:0459030000000000A0
-:04590400000000009F
-:04590500000000009E
-:04590600000000009D
-:04590700000000009C
-:04590800000000009B
-:04590900000000009A
-:04590A000000000099
-:04590B000000000098
-:04590C000000000097
-:04590D000000000096
-:04590E000000000095
-:04590F000000000094
-:045910000000000093
-:045911000000000092
-:045912000000000091
-:045913000000000090
-:04591400000000008F
-:04591500000000008E
-:04591600000000008D
-:04591700000000008C
-:04591800000000008B
-:04591900000000008A
-:04591A000000000089
-:04591B000000000088
-:04591C000000000087
-:04591D000000000086
-:04591E000000000085
-:04591F000000000084
-:045920000000000083
-:045921000000000082
-:045922000000000081
-:045923000000000080
-:04592400000000007F
-:04592500000000007E
-:04592600000000007D
-:04592700000000007C
-:04592800000000007B
-:04592900000000007A
-:04592A000000000079
-:04592B000000000078
-:04592C000000000077
-:04592D000000000076
-:04592E000000000075
-:04592F000000000074
-:045930000000000073
-:045931000000000072
-:045932000000000071
-:045933000000000070
-:04593400000000006F
-:04593500000000006E
-:04593600000000006D
-:04593700000000006C
-:04593800000000006B
-:04593900000000006A
-:04593A000000000069
-:04593B000000000068
-:04593C000000000067
-:04593D000000000066
-:04593E000000000065
-:04593F000000000064
-:045940000000000063
-:045941000000000062
-:045942000000000061
-:045943000000000060
-:04594400000000005F
-:04594500000000005E
-:04594600000000005D
-:04594700000000005C
-:04594800000000005B
-:04594900000000005A
-:04594A000000000059
-:04594B000000000058
-:04594C000000000057
-:04594D000000000056
-:04594E000000000055
-:04594F000000000054
-:045950000000000053
-:045951000000000052
-:045952000000000051
-:045953000000000050
-:04595400000000004F
-:04595500000000004E
-:04595600000000004D
-:04595700000000004C
-:04595800000000004B
-:04595900000000004A
-:04595A000000000049
-:04595B000000000048
-:04595C000000000047
-:04595D000000000046
-:04595E000000000045
-:04595F000000000044
-:045960000000000043
-:045961000000000042
-:045962000000000041
-:045963000000000040
-:04596400000000003F
-:04596500000000003E
-:04596600000000003D
-:04596700000000003C
-:04596800000000003B
-:04596900000000003A
-:04596A000000000039
-:04596B000000000038
-:04596C000000000037
-:04596D000000000036
-:04596E000000000035
-:04596F000000000034
-:045970000000000033
-:045971000000000032
-:045972000000000031
-:045973000000000030
-:04597400000000002F
-:04597500000000002E
-:04597600000000002D
-:04597700000000002C
-:04597800000000002B
-:04597900000000002A
-:04597A000000000029
-:04597B000000000028
-:04597C000000000027
-:04597D000000000026
-:04597E000000000025
-:04597F000000000024
-:045980000000000023
-:045981000000000022
-:045982000000000021
-:045983000000000020
-:04598400000000001F
-:04598500000000001E
-:04598600000000001D
-:04598700000000001C
-:04598800000000001B
-:04598900000000001A
-:04598A000000000019
-:04598B000000000018
-:04598C000000000017
-:04598D000000000016
-:04598E000000000015
-:04598F000000000014
-:045990000000000013
-:045991000000000012
-:045992000000000011
-:045993000000000010
-:04599400000000000F
-:04599500000000000E
-:04599600000000000D
-:04599700000000000C
-:04599800000000000B
-:04599900000000000A
-:04599A000000000009
-:04599B000000000008
-:04599C000000000007
-:04599D000000000006
-:04599E000000000005
-:04599F000000000004
-:0459A0000000000003
-:0459A1000000000002
-:0459A2000000000001
-:0459A3000000000000
-:0459A40000000000FF
-:0459A50000000000FE
-:0459A60000000000FD
-:0459A70000000000FC
-:0459A80000000000FB
-:0459A90000000000FA
-:0459AA0000000000F9
-:0459AB0000000000F8
-:0459AC0000000000F7
-:0459AD0000000000F6
-:0459AE0000000000F5
-:0459AF0000000000F4
-:0459B00000000000F3
-:0459B10000000000F2
-:0459B20000000000F1
-:0459B30000000000F0
-:0459B40000000000EF
-:0459B50000000000EE
-:0459B60000000000ED
-:0459B70000000000EC
-:0459B80000000000EB
-:0459B90000000000EA
-:0459BA0000000000E9
-:0459BB0000000000E8
-:0459BC0000000000E7
-:0459BD0000000000E6
-:0459BE0000000000E5
-:0459BF0000000000E4
-:0459C00000000000E3
-:0459C10000000000E2
-:0459C20000000000E1
-:0459C30000000000E0
-:0459C40000000000DF
-:0459C50000000000DE
-:0459C60000000000DD
-:0459C70000000000DC
-:0459C80000000000DB
-:0459C90000000000DA
-:0459CA0000000000D9
-:0459CB0000000000D8
-:0459CC0000000000D7
-:0459CD0000000000D6
-:0459CE0000000000D5
-:0459CF0000000000D4
-:0459D00000000000D3
-:0459D10000000000D2
-:0459D20000000000D1
-:0459D30000000000D0
-:0459D40000000000CF
-:0459D50000000000CE
-:0459D60000000000CD
-:0459D70000000000CC
-:0459D80000000000CB
-:0459D90000000000CA
-:0459DA0000000000C9
-:0459DB0000000000C8
-:0459DC0000000000C7
-:0459DD0000000000C6
-:0459DE0000000000C5
-:0459DF0000000000C4
-:0459E00000000000C3
-:0459E10000000000C2
-:0459E20000000000C1
-:0459E30000000000C0
-:0459E40000000000BF
-:0459E50000000000BE
-:0459E60000000000BD
-:0459E70000000000BC
-:0459E80000000000BB
-:0459E90000000000BA
-:0459EA0000000000B9
-:0459EB0000000000B8
-:0459EC0000000000B7
-:0459ED0000000000B6
-:0459EE0000000000B5
-:0459EF0000000000B4
-:0459F00000000000B3
-:0459F10000000000B2
-:0459F20000000000B1
-:0459F30000000000B0
-:0459F40000000000AF
-:0459F50000000000AE
-:0459F60000000000AD
-:0459F70000000000AC
-:0459F80000000000AB
-:0459F90000000000AA
-:0459FA0000000000A9
-:0459FB0000000000A8
-:0459FC0000000000A7
-:0459FD0000000000A6
-:0459FE0000000000A5
-:0459FF0000000000A4
-:045A000000000000A2
-:045A010000000000A1
-:045A020000000000A0
-:045A0300000000009F
-:045A0400000000009E
-:045A0500000000009D
-:045A0600000000009C
-:045A0700000000009B
-:045A0800000000009A
-:045A09000000000099
-:045A0A000000000098
-:045A0B000000000097
-:045A0C000000000096
-:045A0D000000000095
-:045A0E000000000094
-:045A0F000000000093
-:045A10000000000092
-:045A11000000000091
-:045A12000000000090
-:045A1300000000008F
-:045A1400000000008E
-:045A1500000000008D
-:045A1600000000008C
-:045A1700000000008B
-:045A1800000000008A
-:045A19000000000089
-:045A1A000000000088
-:045A1B000000000087
-:045A1C000000000086
-:045A1D000000000085
-:045A1E000000000084
-:045A1F000000000083
-:045A20000000000082
-:045A21000000000081
-:045A22000000000080
-:045A2300000000007F
-:045A2400000000007E
-:045A2500000000007D
-:045A2600000000007C
-:045A2700000000007B
-:045A2800000000007A
-:045A29000000000079
-:045A2A000000000078
-:045A2B000000000077
-:045A2C000000000076
-:045A2D000000000075
-:045A2E000000000074
-:045A2F000000000073
-:045A30000000000072
-:045A31000000000071
-:045A32000000000070
-:045A3300000000006F
-:045A3400000000006E
-:045A3500000000006D
-:045A3600000000006C
-:045A3700000000006B
-:045A3800000000006A
-:045A39000000000069
-:045A3A000000000068
-:045A3B000000000067
-:045A3C000000000066
-:045A3D000000000065
-:045A3E000000000064
-:045A3F000000000063
-:045A40000000000062
-:045A41000000000061
-:045A42000000000060
-:045A4300000000005F
-:045A4400000000005E
-:045A4500000000005D
-:045A4600000000005C
-:045A4700000000005B
-:045A4800000000005A
-:045A49000000000059
-:045A4A000000000058
-:045A4B000000000057
-:045A4C000000000056
-:045A4D000000000055
-:045A4E000000000054
-:045A4F000000000053
-:045A50000000000052
-:045A51000000000051
-:045A52000000000050
-:045A5300000000004F
-:045A5400000000004E
-:045A5500000000004D
-:045A5600000000004C
-:045A5700000000004B
-:045A5800000000004A
-:045A59000000000049
-:045A5A000000000048
-:045A5B000000000047
-:045A5C000000000046
-:045A5D000000000045
-:045A5E000000000044
-:045A5F000000000043
-:045A60000000000042
-:045A61000000000041
-:045A62000000000040
-:045A6300000000003F
-:045A6400000000003E
-:045A6500000000003D
-:045A6600000000003C
-:045A6700000000003B
-:045A6800000000003A
-:045A69000000000039
-:045A6A000000000038
-:045A6B000000000037
-:045A6C000000000036
-:045A6D000000000035
-:045A6E000000000034
-:045A6F000000000033
-:045A70000000000032
-:045A71000000000031
-:045A72000000000030
-:045A7300000000002F
-:045A7400000000002E
-:045A7500000000002D
-:045A7600000000002C
-:045A7700000000002B
-:045A7800000000002A
-:045A79000000000029
-:045A7A000000000028
-:045A7B000000000027
-:045A7C000000000026
-:045A7D000000000025
-:045A7E000000000024
-:045A7F000000000023
-:045A80000000000022
-:045A81000000000021
-:045A82000000000020
-:045A8300000000001F
-:045A8400000000001E
-:045A8500000000001D
-:045A8600000000001C
-:045A8700000000001B
-:045A8800000000001A
-:045A89000000000019
-:045A8A000000000018
-:045A8B000000000017
-:045A8C000000000016
-:045A8D000000000015
-:045A8E000000000014
-:045A8F000000000013
-:045A90000000000012
-:045A91000000000011
-:045A92000000000010
-:045A9300000000000F
-:045A9400000000000E
-:045A9500000000000D
-:045A9600000000000C
-:045A9700000000000B
-:045A9800000000000A
-:045A99000000000009
-:045A9A000000000008
-:045A9B000000000007
-:045A9C000000000006
-:045A9D000000000005
-:045A9E000000000004
-:045A9F000000000003
-:045AA0000000000002
-:045AA1000000000001
-:045AA2000000000000
-:045AA30000000000FF
-:045AA40000000000FE
-:045AA50000000000FD
-:045AA60000000000FC
-:045AA70000000000FB
-:045AA80000000000FA
-:045AA90000000000F9
-:045AAA0000000000F8
-:045AAB0000000000F7
-:045AAC0000000000F6
-:045AAD0000000000F5
-:045AAE0000000000F4
-:045AAF0000000000F3
-:045AB00000000000F2
-:045AB10000000000F1
-:045AB20000000000F0
-:045AB30000000000EF
-:045AB40000000000EE
-:045AB50000000000ED
-:045AB60000000000EC
-:045AB70000000000EB
-:045AB80000000000EA
-:045AB90000000000E9
-:045ABA0000000000E8
-:045ABB0000000000E7
-:045ABC0000000000E6
-:045ABD0000000000E5
-:045ABE0000000000E4
-:045ABF0000000000E3
-:045AC00000000000E2
-:045AC10000000000E1
-:045AC20000000000E0
-:045AC30000000000DF
-:045AC40000000000DE
-:045AC50000000000DD
-:045AC60000000000DC
-:045AC70000000000DB
-:045AC80000000000DA
-:045AC90000000000D9
-:045ACA0000000000D8
-:045ACB0000000000D7
-:045ACC0000000000D6
-:045ACD0000000000D5
-:045ACE0000000000D4
-:045ACF0000000000D3
-:045AD00000000000D2
-:045AD10000000000D1
-:045AD20000000000D0
-:045AD30000000000CF
-:045AD40000000000CE
-:045AD50000000000CD
-:045AD60000000000CC
-:045AD70000000000CB
-:045AD80000000000CA
-:045AD90000000000C9
-:045ADA0000000000C8
-:045ADB0000000000C7
-:045ADC0000000000C6
-:045ADD0000000000C5
-:045ADE0000000000C4
-:045ADF0000000000C3
-:045AE00000000000C2
-:045AE10000000000C1
-:045AE20000000000C0
-:045AE30000000000BF
-:045AE40000000000BE
-:045AE50000000000BD
-:045AE60000000000BC
-:045AE70000000000BB
-:045AE80000000000BA
-:045AE90000000000B9
-:045AEA0000000000B8
-:045AEB0000000000B7
-:045AEC0000000000B6
-:045AED0000000000B5
-:045AEE0000000000B4
-:045AEF0000000000B3
-:045AF00000000000B2
-:045AF10000000000B1
-:045AF20000000000B0
-:045AF30000000000AF
-:045AF40000000000AE
-:045AF50000000000AD
-:045AF60000000000AC
-:045AF70000000000AB
-:045AF80000000000AA
-:045AF90000000000A9
-:045AFA0000000000A8
-:045AFB0000000000A7
-:045AFC0000000000A6
-:045AFD0000000000A5
-:045AFE0000000000A4
-:045AFF0000000000A3
-:045B000000000000A1
-:045B010000000000A0
-:045B0200000000009F
-:045B0300000000009E
-:045B0400000000009D
-:045B0500000000009C
-:045B0600000000009B
-:045B0700000000009A
-:045B08000000000099
-:045B09000000000098
-:045B0A000000000097
-:045B0B000000000096
-:045B0C000000000095
-:045B0D000000000094
-:045B0E000000000093
-:045B0F000000000092
-:045B10000000000091
-:045B11000000000090
-:045B1200000000008F
-:045B1300000000008E
-:045B1400000000008D
-:045B1500000000008C
-:045B1600000000008B
-:045B1700000000008A
-:045B18000000000089
-:045B19000000000088
-:045B1A000000000087
-:045B1B000000000086
-:045B1C000000000085
-:045B1D000000000084
-:045B1E000000000083
-:045B1F000000000082
-:045B20000000000081
-:045B21000000000080
-:045B2200000000007F
-:045B2300000000007E
-:045B2400000000007D
-:045B2500000000007C
-:045B2600000000007B
-:045B2700000000007A
-:045B28000000000079
-:045B29000000000078
-:045B2A000000000077
-:045B2B000000000076
-:045B2C000000000075
-:045B2D000000000074
-:045B2E000000000073
-:045B2F000000000072
-:045B30000000000071
-:045B31000000000070
-:045B3200000000006F
-:045B3300000000006E
-:045B3400000000006D
-:045B3500000000006C
-:045B3600000000006B
-:045B3700000000006A
-:045B38000000000069
-:045B39000000000068
-:045B3A000000000067
-:045B3B000000000066
-:045B3C000000000065
-:045B3D000000000064
-:045B3E000000000063
-:045B3F000000000062
-:045B40000000000061
-:045B41000000000060
-:045B4200000000005F
-:045B4300000000005E
-:045B4400000000005D
-:045B4500000000005C
-:045B4600000000005B
-:045B4700000000005A
-:045B48000000000059
-:045B49000000000058
-:045B4A000000000057
-:045B4B000000000056
-:045B4C000000000055
-:045B4D000000000054
-:045B4E000000000053
-:045B4F000000000052
-:045B50000000000051
-:045B51000000000050
-:045B5200000000004F
-:045B5300000000004E
-:045B5400000000004D
-:045B5500000000004C
-:045B5600000000004B
-:045B5700000000004A
-:045B58000000000049
-:045B59000000000048
-:045B5A000000000047
-:045B5B000000000046
-:045B5C000000000045
-:045B5D000000000044
-:045B5E000000000043
-:045B5F000000000042
-:045B60000000000041
-:045B61000000000040
-:045B6200000000003F
-:045B6300000000003E
-:045B6400000000003D
-:045B6500000000003C
-:045B6600000000003B
-:045B6700000000003A
-:045B68000000000039
-:045B69000000000038
-:045B6A000000000037
-:045B6B000000000036
-:045B6C000000000035
-:045B6D000000000034
-:045B6E000000000033
-:045B6F000000000032
-:045B70000000000031
-:045B71000000000030
-:045B7200000000002F
-:045B7300000000002E
-:045B7400000000002D
-:045B7500000000002C
-:045B7600000000002B
-:045B7700000000002A
-:045B78000000000029
-:045B79000000000028
-:045B7A000000000027
-:045B7B000000000026
-:045B7C000000000025
-:045B7D000000000024
-:045B7E000000000023
-:045B7F000000000022
-:045B80000000000021
-:045B81000000000020
-:045B8200000000001F
-:045B8300000000001E
-:045B8400000000001D
-:045B8500000000001C
-:045B8600000000001B
-:045B8700000000001A
-:045B88000000000019
-:045B89000000000018
-:045B8A000000000017
-:045B8B000000000016
-:045B8C000000000015
-:045B8D000000000014
-:045B8E000000000013
-:045B8F000000000012
-:045B90000000000011
-:045B91000000000010
-:045B9200000000000F
-:045B9300000000000E
-:045B9400000000000D
-:045B9500000000000C
-:045B9600000000000B
-:045B9700000000000A
-:045B98000000000009
-:045B99000000000008
-:045B9A000000000007
-:045B9B000000000006
-:045B9C000000000005
-:045B9D000000000004
-:045B9E000000000003
-:045B9F000000000002
-:045BA0000000000001
-:045BA1000000000000
-:045BA20000000000FF
-:045BA30000000000FE
-:045BA40000000000FD
-:045BA50000000000FC
-:045BA60000000000FB
-:045BA70000000000FA
-:045BA80000000000F9
-:045BA90000000000F8
-:045BAA0000000000F7
-:045BAB0000000000F6
-:045BAC0000000000F5
-:045BAD0000000000F4
-:045BAE0000000000F3
-:045BAF0000000000F2
-:045BB00000000000F1
-:045BB10000000000F0
-:045BB20000000000EF
-:045BB30000000000EE
-:045BB40000000000ED
-:045BB50000000000EC
-:045BB60000000000EB
-:045BB70000000000EA
-:045BB80000000000E9
-:045BB90000000000E8
-:045BBA0000000000E7
-:045BBB0000000000E6
-:045BBC0000000000E5
-:045BBD0000000000E4
-:045BBE0000000000E3
-:045BBF0000000000E2
-:045BC00000000000E1
-:045BC10000000000E0
-:045BC20000000000DF
-:045BC30000000000DE
-:045BC40000000000DD
-:045BC50000000000DC
-:045BC60000000000DB
-:045BC70000000000DA
-:045BC80000000000D9
-:045BC90000000000D8
-:045BCA0000000000D7
-:045BCB0000000000D6
-:045BCC0000000000D5
-:045BCD0000000000D4
-:045BCE0000000000D3
-:045BCF0000000000D2
-:045BD00000000000D1
-:045BD10000000000D0
-:045BD20000000000CF
-:045BD30000000000CE
-:045BD40000000000CD
-:045BD50000000000CC
-:045BD60000000000CB
-:045BD70000000000CA
-:045BD80000000000C9
-:045BD90000000000C8
-:045BDA0000000000C7
-:045BDB0000000000C6
-:045BDC0000000000C5
-:045BDD0000000000C4
-:045BDE0000000000C3
-:045BDF0000000000C2
-:045BE00000000000C1
-:045BE10000000000C0
-:045BE20000000000BF
-:045BE30000000000BE
-:045BE40000000000BD
-:045BE50000000000BC
-:045BE60000000000BB
-:045BE70000000000BA
-:045BE80000000000B9
-:045BE90000000000B8
-:045BEA0000000000B7
-:045BEB0000000000B6
-:045BEC0000000000B5
-:045BED0000000000B4
-:045BEE0000000000B3
-:045BEF0000000000B2
-:045BF00000000000B1
-:045BF10000000000B0
-:045BF20000000000AF
-:045BF30000000000AE
-:045BF40000000000AD
-:045BF50000000000AC
-:045BF60000000000AB
-:045BF70000000000AA
-:045BF80000000000A9
-:045BF90000000000A8
-:045BFA0000000000A7
-:045BFB0000000000A6
-:045BFC0000000000A5
-:045BFD0000000000A4
-:045BFE0000000000A3
-:045BFF0000000000A2
-:045C000000000000A0
-:045C0100000000009F
-:045C0200000000009E
-:045C0300000000009D
-:045C0400000000009C
-:045C0500000000009B
-:045C0600000000009A
-:045C07000000000099
-:045C08000000000098
-:045C09000000000097
-:045C0A000000000096
-:045C0B000000000095
-:045C0C000000000094
-:045C0D000000000093
-:045C0E000000000092
-:045C0F000000000091
-:045C10000000000090
-:045C1100000000008F
-:045C1200000000008E
-:045C1300000000008D
-:045C1400000000008C
-:045C1500000000008B
-:045C1600000000008A
-:045C17000000000089
-:045C18000000000088
-:045C19000000000087
-:045C1A000000000086
-:045C1B000000000085
-:045C1C000000000084
-:045C1D000000000083
-:045C1E000000000082
-:045C1F000000000081
-:045C20000000000080
-:045C2100000000007F
-:045C2200000000007E
-:045C2300000000007D
-:045C2400000000007C
-:045C2500000000007B
-:045C2600000000007A
-:045C27000000000079
-:045C28000000000078
-:045C29000000000077
-:045C2A000000000076
-:045C2B000000000075
-:045C2C000000000074
-:045C2D000000000073
-:045C2E000000000072
-:045C2F000000000071
-:045C30000000000070
-:045C3100000000006F
-:045C3200000000006E
-:045C3300000000006D
-:045C3400000000006C
-:045C3500000000006B
-:045C3600000000006A
-:045C37000000000069
-:045C38000000000068
-:045C39000000000067
-:045C3A000000000066
-:045C3B000000000065
-:045C3C000000000064
-:045C3D000000000063
-:045C3E000000000062
-:045C3F000000000061
-:045C40000000000060
-:045C4100000000005F
-:045C4200000000005E
-:045C4300000000005D
-:045C4400000000005C
-:045C4500000000005B
-:045C4600000000005A
-:045C47000000000059
-:045C48000000000058
-:045C49000000000057
-:045C4A000000000056
-:045C4B000000000055
-:045C4C000000000054
-:045C4D000000000053
-:045C4E000000000052
-:045C4F000000000051
-:045C50000000000050
-:045C5100000000004F
-:045C5200000000004E
-:045C5300000000004D
-:045C5400000000004C
-:045C5500000000004B
-:045C5600000000004A
-:045C57000000000049
-:045C58000000000048
-:045C59000000000047
-:045C5A000000000046
-:045C5B000000000045
-:045C5C000000000044
-:045C5D000000000043
-:045C5E000000000042
-:045C5F000000000041
-:045C60000000000040
-:045C6100000000003F
-:045C6200000000003E
-:045C6300000000003D
-:045C6400000000003C
-:045C6500000000003B
-:045C6600000000003A
-:045C67000000000039
-:045C68000000000038
-:045C69000000000037
-:045C6A000000000036
-:045C6B000000000035
-:045C6C000000000034
-:045C6D000000000033
-:045C6E000000000032
-:045C6F000000000031
-:045C70000000000030
-:045C7100000000002F
-:045C7200000000002E
-:045C7300000000002D
-:045C7400000000002C
-:045C7500000000002B
-:045C7600000000002A
-:045C77000000000029
-:045C78000000000028
-:045C79000000000027
-:045C7A000000000026
-:045C7B000000000025
-:045C7C000000000024
-:045C7D000000000023
-:045C7E000000000022
-:045C7F000000000021
-:045C80000000000020
-:045C8100000000001F
-:045C8200000000001E
-:045C8300000000001D
-:045C8400000000001C
-:045C8500000000001B
-:045C8600000000001A
-:045C87000000000019
-:045C88000000000018
-:045C89000000000017
-:045C8A000000000016
-:045C8B000000000015
-:045C8C000000000014
-:045C8D000000000013
-:045C8E000000000012
-:045C8F000000000011
-:045C90000000000010
-:045C9100000000000F
-:045C9200000000000E
-:045C9300000000000D
-:045C9400000000000C
-:045C9500000000000B
-:045C9600000000000A
-:045C97000000000009
-:045C98000000000008
-:045C99000000000007
-:045C9A000000000006
-:045C9B000000000005
-:045C9C000000000004
-:045C9D000000000003
-:045C9E000000000002
-:045C9F000000000001
-:045CA0000000000000
-:045CA10000000000FF
-:045CA20000000000FE
-:045CA30000000000FD
-:045CA40000000000FC
-:045CA50000000000FB
-:045CA60000000000FA
-:045CA70000000000F9
-:045CA80000000000F8
-:045CA90000000000F7
-:045CAA0000000000F6
-:045CAB0000000000F5
-:045CAC0000000000F4
-:045CAD0000000000F3
-:045CAE0000000000F2
-:045CAF0000000000F1
-:045CB00000000000F0
-:045CB10000000000EF
-:045CB20000000000EE
-:045CB30000000000ED
-:045CB40000000000EC
-:045CB50000000000EB
-:045CB60000000000EA
-:045CB70000000000E9
-:045CB80000000000E8
-:045CB90000000000E7
-:045CBA0000000000E6
-:045CBB0000000000E5
-:045CBC0000000000E4
-:045CBD0000000000E3
-:045CBE0000000000E2
-:045CBF0000000000E1
-:045CC00000000000E0
-:045CC10000000000DF
-:045CC20000000000DE
-:045CC30000000000DD
-:045CC40000000000DC
-:045CC50000000000DB
-:045CC60000000000DA
-:045CC70000000000D9
-:045CC80000000000D8
-:045CC90000000000D7
-:045CCA0000000000D6
-:045CCB0000000000D5
-:045CCC0000000000D4
-:045CCD0000000000D3
-:045CCE0000000000D2
-:045CCF0000000000D1
-:045CD00000000000D0
-:045CD10000000000CF
-:045CD20000000000CE
-:045CD30000000000CD
-:045CD40000000000CC
-:045CD50000000000CB
-:045CD60000000000CA
-:045CD70000000000C9
-:045CD80000000000C8
-:045CD90000000000C7
-:045CDA0000000000C6
-:045CDB0000000000C5
-:045CDC0000000000C4
-:045CDD0000000000C3
-:045CDE0000000000C2
-:045CDF0000000000C1
-:045CE00000000000C0
-:045CE10000000000BF
-:045CE20000000000BE
-:045CE30000000000BD
-:045CE40000000000BC
-:045CE50000000000BB
-:045CE60000000000BA
-:045CE70000000000B9
-:045CE80000000000B8
-:045CE90000000000B7
-:045CEA0000000000B6
-:045CEB0000000000B5
-:045CEC0000000000B4
-:045CED0000000000B3
-:045CEE0000000000B2
-:045CEF0000000000B1
-:045CF00000000000B0
-:045CF10000000000AF
-:045CF20000000000AE
-:045CF30000000000AD
-:045CF40000000000AC
-:045CF50000000000AB
-:045CF60000000000AA
-:045CF70000000000A9
-:045CF80000000000A8
-:045CF90000000000A7
-:045CFA0000000000A6
-:045CFB0000000000A5
-:045CFC0000000000A4
-:045CFD0000000000A3
-:045CFE0000000000A2
-:045CFF0000000000A1
-:045D0000000000009F
-:045D0100000000009E
-:045D0200000000009D
-:045D0300000000009C
-:045D0400000000009B
-:045D0500000000009A
-:045D06000000000099
-:045D07000000000098
-:045D08000000000097
-:045D09000000000096
-:045D0A000000000095
-:045D0B000000000094
-:045D0C000000000093
-:045D0D000000000092
-:045D0E000000000091
-:045D0F000000000090
-:045D1000000000008F
-:045D1100000000008E
-:045D1200000000008D
-:045D1300000000008C
-:045D1400000000008B
-:045D1500000000008A
-:045D16000000000089
-:045D17000000000088
-:045D18000000000087
-:045D19000000000086
-:045D1A000000000085
-:045D1B000000000084
-:045D1C000000000083
-:045D1D000000000082
-:045D1E000000000081
-:045D1F000000000080
-:045D2000000000007F
-:045D2100000000007E
-:045D2200000000007D
-:045D2300000000007C
-:045D2400000000007B
-:045D2500000000007A
-:045D26000000000079
-:045D27000000000078
-:045D28000000000077
-:045D29000000000076
-:045D2A000000000075
-:045D2B000000000074
-:045D2C000000000073
-:045D2D000000000072
-:045D2E000000000071
-:045D2F000000000070
-:045D3000000000006F
-:045D3100000000006E
-:045D3200000000006D
-:045D3300000000006C
-:045D3400000000006B
-:045D3500000000006A
-:045D36000000000069
-:045D37000000000068
-:045D38000000000067
-:045D39000000000066
-:045D3A000000000065
-:045D3B000000000064
-:045D3C000000000063
-:045D3D000000000062
-:045D3E000000000061
-:045D3F000000000060
-:045D4000000000005F
-:045D4100000000005E
-:045D4200000000005D
-:045D4300000000005C
-:045D4400000000005B
-:045D4500000000005A
-:045D46000000000059
-:045D47000000000058
-:045D48000000000057
-:045D49000000000056
-:045D4A000000000055
-:045D4B000000000054
-:045D4C000000000053
-:045D4D000000000052
-:045D4E000000000051
-:045D4F000000000050
-:045D5000000000004F
-:045D5100000000004E
-:045D5200000000004D
-:045D5300000000004C
-:045D5400000000004B
-:045D5500000000004A
-:045D56000000000049
-:045D57000000000048
-:045D58000000000047
-:045D59000000000046
-:045D5A000000000045
-:045D5B000000000044
-:045D5C000000000043
-:045D5D000000000042
-:045D5E000000000041
-:045D5F000000000040
-:045D6000000000003F
-:045D6100000000003E
-:045D6200000000003D
-:045D6300000000003C
-:045D6400000000003B
-:045D6500000000003A
-:045D66000000000039
-:045D67000000000038
-:045D68000000000037
-:045D69000000000036
-:045D6A000000000035
-:045D6B000000000034
-:045D6C000000000033
-:045D6D000000000032
-:045D6E000000000031
-:045D6F000000000030
-:045D7000000000002F
-:045D7100000000002E
-:045D7200000000002D
-:045D7300000000002C
-:045D7400000000002B
-:045D7500000000002A
-:045D76000000000029
-:045D77000000000028
-:045D78000000000027
-:045D79000000000026
-:045D7A000000000025
-:045D7B000000000024
-:045D7C000000000023
-:045D7D000000000022
-:045D7E000000000021
-:045D7F000000000020
-:045D8000000000001F
-:045D8100000000001E
-:045D8200000000001D
-:045D8300000000001C
-:045D8400000000001B
-:045D8500000000001A
-:045D86000000000019
-:045D87000000000018
-:045D88000000000017
-:045D89000000000016
-:045D8A000000000015
-:045D8B000000000014
-:045D8C000000000013
-:045D8D000000000012
-:045D8E000000000011
-:045D8F000000000010
-:045D9000000000000F
-:045D9100000000000E
-:045D9200000000000D
-:045D9300000000000C
-:045D9400000000000B
-:045D9500000000000A
-:045D96000000000009
-:045D97000000000008
-:045D98000000000007
-:045D99000000000006
-:045D9A000000000005
-:045D9B000000000004
-:045D9C000000000003
-:045D9D000000000002
-:045D9E000000000001
-:045D9F000000000000
-:045DA00000000000FF
-:045DA10000000000FE
-:045DA20000000000FD
-:045DA30000000000FC
-:045DA40000000000FB
-:045DA50000000000FA
-:045DA60000000000F9
-:045DA70000000000F8
-:045DA80000000000F7
-:045DA90000000000F6
-:045DAA0000000000F5
-:045DAB0000000000F4
-:045DAC0000000000F3
-:045DAD0000000000F2
-:045DAE0000000000F1
-:045DAF0000000000F0
-:045DB00000000000EF
-:045DB10000000000EE
-:045DB20000000000ED
-:045DB30000000000EC
-:045DB40000000000EB
-:045DB50000000000EA
-:045DB60000000000E9
-:045DB70000000000E8
-:045DB80000000000E7
-:045DB90000000000E6
-:045DBA0000000000E5
-:045DBB0000000000E4
-:045DBC0000000000E3
-:045DBD0000000000E2
-:045DBE0000000000E1
-:045DBF0000000000E0
-:045DC00000000000DF
-:045DC10000000000DE
-:045DC20000000000DD
-:045DC30000000000DC
-:045DC40000000000DB
-:045DC50000000000DA
-:045DC60000000000D9
-:045DC70000000000D8
-:045DC80000000000D7
-:045DC90000000000D6
-:045DCA0000000000D5
-:045DCB0000000000D4
-:045DCC0000000000D3
-:045DCD0000000000D2
-:045DCE0000000000D1
-:045DCF0000000000D0
-:045DD00000000000CF
-:045DD10000000000CE
-:045DD20000000000CD
-:045DD30000000000CC
-:045DD40000000000CB
-:045DD50000000000CA
-:045DD60000000000C9
-:045DD70000000000C8
-:045DD80000000000C7
-:045DD90000000000C6
-:045DDA0000000000C5
-:045DDB0000000000C4
-:045DDC0000000000C3
-:045DDD0000000000C2
-:045DDE0000000000C1
-:045DDF0000000000C0
-:045DE00000000000BF
-:045DE10000000000BE
-:045DE20000000000BD
-:045DE30000000000BC
-:045DE40000000000BB
-:045DE50000000000BA
-:045DE60000000000B9
-:045DE70000000000B8
-:045DE80000000000B7
-:045DE90000000000B6
-:045DEA0000000000B5
-:045DEB0000000000B4
-:045DEC0000000000B3
-:045DED0000000000B2
-:045DEE0000000000B1
-:045DEF0000000000B0
-:045DF00000000000AF
-:045DF10000000000AE
-:045DF20000000000AD
-:045DF30000000000AC
-:045DF40000000000AB
-:045DF50000000000AA
-:045DF60000000000A9
-:045DF70000000000A8
-:045DF80000000000A7
-:045DF90000000000A6
-:045DFA0000000000A5
-:045DFB0000000000A4
-:045DFC0000000000A3
-:045DFD0000000000A2
-:045DFE0000000000A1
-:045DFF0000000000A0
-:045E0000000000009E
-:045E0100000000009D
-:045E0200000000009C
-:045E0300000000009B
-:045E0400000000009A
-:045E05000000000099
-:045E06000000000098
-:045E07000000000097
-:045E08000000000096
-:045E09000000000095
-:045E0A000000000094
-:045E0B000000000093
-:045E0C000000000092
-:045E0D000000000091
-:045E0E000000000090
-:045E0F00000000008F
-:045E1000000000008E
-:045E1100000000008D
-:045E1200000000008C
-:045E1300000000008B
-:045E1400000000008A
-:045E15000000000089
-:045E16000000000088
-:045E17000000000087
-:045E18000000000086
-:045E19000000000085
-:045E1A000000000084
-:045E1B000000000083
-:045E1C000000000082
-:045E1D000000000081
-:045E1E000000000080
-:045E1F00000000007F
-:045E2000000000007E
-:045E2100000000007D
-:045E2200000000007C
-:045E2300000000007B
-:045E2400000000007A
-:045E25000000000079
-:045E26000000000078
-:045E27000000000077
-:045E28000000000076
-:045E29000000000075
-:045E2A000000000074
-:045E2B000000000073
-:045E2C000000000072
-:045E2D000000000071
-:045E2E000000000070
-:045E2F00000000006F
-:045E3000000000006E
-:045E3100000000006D
-:045E3200000000006C
-:045E3300000000006B
-:045E3400000000006A
-:045E35000000000069
-:045E36000000000068
-:045E37000000000067
-:045E38000000000066
-:045E39000000000065
-:045E3A000000000064
-:045E3B000000000063
-:045E3C000000000062
-:045E3D000000000061
-:045E3E000000000060
-:045E3F00000000005F
-:045E4000000000005E
-:045E4100000000005D
-:045E4200000000005C
-:045E4300000000005B
-:045E4400000000005A
-:045E45000000000059
-:045E46000000000058
-:045E47000000000057
-:045E48000000000056
-:045E49000000000055
-:045E4A000000000054
-:045E4B000000000053
-:045E4C000000000052
-:045E4D000000000051
-:045E4E000000000050
-:045E4F00000000004F
-:045E5000000000004E
-:045E5100000000004D
-:045E5200000000004C
-:045E5300000000004B
-:045E5400000000004A
-:045E55000000000049
-:045E56000000000048
-:045E57000000000047
-:045E58000000000046
-:045E59000000000045
-:045E5A000000000044
-:045E5B000000000043
-:045E5C000000000042
-:045E5D000000000041
-:045E5E000000000040
-:045E5F00000000003F
-:045E6000000000003E
-:045E6100000000003D
-:045E6200000000003C
-:045E6300000000003B
-:045E6400000000003A
-:045E65000000000039
-:045E66000000000038
-:045E67000000000037
-:045E68000000000036
-:045E69000000000035
-:045E6A000000000034
-:045E6B000000000033
-:045E6C000000000032
-:045E6D000000000031
-:045E6E000000000030
-:045E6F00000000002F
-:045E7000000000002E
-:045E7100000000002D
-:045E7200000000002C
-:045E7300000000002B
-:045E7400000000002A
-:045E75000000000029
-:045E76000000000028
-:045E77000000000027
-:045E78000000000026
-:045E79000000000025
-:045E7A000000000024
-:045E7B000000000023
-:045E7C000000000022
-:045E7D000000000021
-:045E7E000000000020
-:045E7F00000000001F
-:045E8000000000001E
-:045E8100000000001D
-:045E8200000000001C
-:045E8300000000001B
-:045E8400000000001A
-:045E85000000000019
-:045E86000000000018
-:045E87000000000017
-:045E88000000000016
-:045E89000000000015
-:045E8A000000000014
-:045E8B000000000013
-:045E8C000000000012
-:045E8D000000000011
-:045E8E000000000010
-:045E8F00000000000F
-:045E9000000000000E
-:045E9100000000000D
-:045E9200000000000C
-:045E9300000000000B
-:045E9400000000000A
-:045E95000000000009
-:045E96000000000008
-:045E97000000000007
-:045E98000000000006
-:045E99000000000005
-:045E9A000000000004
-:045E9B000000000003
-:045E9C000000000002
-:045E9D000000000001
-:045E9E000000000000
-:045E9F0000000000FF
-:045EA00000000000FE
-:045EA10000000000FD
-:045EA20000000000FC
-:045EA30000000000FB
-:045EA40000000000FA
-:045EA50000000000F9
-:045EA60000000000F8
-:045EA70000000000F7
-:045EA80000000000F6
-:045EA90000000000F5
-:045EAA0000000000F4
-:045EAB0000000000F3
-:045EAC0000000000F2
-:045EAD0000000000F1
-:045EAE0000000000F0
-:045EAF0000000000EF
-:045EB00000000000EE
-:045EB10000000000ED
-:045EB20000000000EC
-:045EB30000000000EB
-:045EB40000000000EA
-:045EB50000000000E9
-:045EB60000000000E8
-:045EB70000000000E7
-:045EB80000000000E6
-:045EB90000000000E5
-:045EBA0000000000E4
-:045EBB0000000000E3
-:045EBC0000000000E2
-:045EBD0000000000E1
-:045EBE0000000000E0
-:045EBF0000000000DF
-:045EC00000000000DE
-:045EC10000000000DD
-:045EC20000000000DC
-:045EC30000000000DB
-:045EC40000000000DA
-:045EC50000000000D9
-:045EC60000000000D8
-:045EC70000000000D7
-:045EC80000000000D6
-:045EC90000000000D5
-:045ECA0000000000D4
-:045ECB0000000000D3
-:045ECC0000000000D2
-:045ECD0000000000D1
-:045ECE0000000000D0
-:045ECF0000000000CF
-:045ED00000000000CE
-:045ED10000000000CD
-:045ED20000000000CC
-:045ED30000000000CB
-:045ED40000000000CA
-:045ED50000000000C9
-:045ED60000000000C8
-:045ED70000000000C7
-:045ED80000000000C6
-:045ED90000000000C5
-:045EDA0000000000C4
-:045EDB0000000000C3
-:045EDC0000000000C2
-:045EDD0000000000C1
-:045EDE0000000000C0
-:045EDF0000000000BF
-:045EE00000000000BE
-:045EE10000000000BD
-:045EE20000000000BC
-:045EE30000000000BB
-:045EE40000000000BA
-:045EE50000000000B9
-:045EE60000000000B8
-:045EE70000000000B7
-:045EE80000000000B6
-:045EE90000000000B5
-:045EEA0000000000B4
-:045EEB0000000000B3
-:045EEC0000000000B2
-:045EED0000000000B1
-:045EEE0000000000B0
-:045EEF0000000000AF
-:045EF00000000000AE
-:045EF10000000000AD
-:045EF20000000000AC
-:045EF30000000000AB
-:045EF40000000000AA
-:045EF50000000000A9
-:045EF60000000000A8
-:045EF70000000000A7
-:045EF80000000000A6
-:045EF90000000000A5
-:045EFA0000000000A4
-:045EFB0000000000A3
-:045EFC0000000000A2
-:045EFD0000000000A1
-:045EFE0000000000A0
-:045EFF00000000009F
-:045F0000000000009D
-:045F0100000000009C
-:045F0200000000009B
-:045F0300000000009A
-:045F04000000000099
-:045F05000000000098
-:045F06000000000097
-:045F07000000000096
-:045F08000000000095
-:045F09000000000094
-:045F0A000000000093
-:045F0B000000000092
-:045F0C000000000091
-:045F0D000000000090
-:045F0E00000000008F
-:045F0F00000000008E
-:045F1000000000008D
-:045F1100000000008C
-:045F1200000000008B
-:045F1300000000008A
-:045F14000000000089
-:045F15000000000088
-:045F16000000000087
-:045F17000000000086
-:045F18000000000085
-:045F19000000000084
-:045F1A000000000083
-:045F1B000000000082
-:045F1C000000000081
-:045F1D000000000080
-:045F1E00000000007F
-:045F1F00000000007E
-:045F2000000000007D
-:045F2100000000007C
-:045F2200000000007B
-:045F2300000000007A
-:045F24000000000079
-:045F25000000000078
-:045F26000000000077
-:045F27000000000076
-:045F28000000000075
-:045F29000000000074
-:045F2A000000000073
-:045F2B000000000072
-:045F2C000000000071
-:045F2D000000000070
-:045F2E00000000006F
-:045F2F00000000006E
-:045F3000000000006D
-:045F3100000000006C
-:045F3200000000006B
-:045F3300000000006A
-:045F34000000000069
-:045F35000000000068
-:045F36000000000067
-:045F37000000000066
-:045F38000000000065
-:045F39000000000064
-:045F3A000000000063
-:045F3B000000000062
-:045F3C000000000061
-:045F3D000000000060
-:045F3E00000000005F
-:045F3F00000000005E
-:045F4000000000005D
-:045F4100000000005C
-:045F4200000000005B
-:045F4300000000005A
-:045F44000000000059
-:045F45000000000058
-:045F46000000000057
-:045F47000000000056
-:045F48000000000055
-:045F49000000000054
-:045F4A000000000053
-:045F4B000000000052
-:045F4C000000000051
-:045F4D000000000050
-:045F4E00000000004F
-:045F4F00000000004E
-:045F5000000000004D
-:045F5100000000004C
-:045F5200000000004B
-:045F5300000000004A
-:045F54000000000049
-:045F55000000000048
-:045F56000000000047
-:045F57000000000046
-:045F58000000000045
-:045F59000000000044
-:045F5A000000000043
-:045F5B000000000042
-:045F5C000000000041
-:045F5D000000000040
-:045F5E00000000003F
-:045F5F00000000003E
-:045F6000000000003D
-:045F6100000000003C
-:045F6200000000003B
-:045F6300000000003A
-:045F64000000000039
-:045F65000000000038
-:045F66000000000037
-:045F67000000000036
-:045F68000000000035
-:045F69000000000034
-:045F6A000000000033
-:045F6B000000000032
-:045F6C000000000031
-:045F6D000000000030
-:045F6E00000000002F
-:045F6F00000000002E
-:045F7000000000002D
-:045F7100000000002C
-:045F7200000000002B
-:045F7300000000002A
-:045F74000000000029
-:045F75000000000028
-:045F76000000000027
-:045F77000000000026
-:045F78000000000025
-:045F79000000000024
-:045F7A000000000023
-:045F7B000000000022
-:045F7C000000000021
-:045F7D000000000020
-:045F7E00000000001F
-:045F7F00000000001E
-:045F8000000000001D
-:045F8100000000001C
-:045F8200000000001B
-:045F8300000000001A
-:045F84000000000019
-:045F85000000000018
-:045F86000000000017
-:045F87000000000016
-:045F88000000000015
-:045F89000000000014
-:045F8A000000000013
-:045F8B000000000012
-:045F8C000000000011
-:045F8D000000000010
-:045F8E00000000000F
-:045F8F00000000000E
-:045F9000000000000D
-:045F9100000000000C
-:045F9200000000000B
-:045F9300000000000A
-:045F94000000000009
-:045F95000000000008
-:045F96000000000007
-:045F97000000000006
-:045F98000000000005
-:045F99000000000004
-:045F9A000000000003
-:045F9B000000000002
-:045F9C000000000001
-:045F9D000000000000
-:045F9E0000000000FF
-:045F9F0000000000FE
-:045FA00000000000FD
-:045FA10000000000FC
-:045FA20000000000FB
-:045FA30000000000FA
-:045FA40000000000F9
-:045FA50000000000F8
-:045FA60000000000F7
-:045FA70000000000F6
-:045FA80000000000F5
-:045FA90000000000F4
-:045FAA0000000000F3
-:045FAB0000000000F2
-:045FAC0000000000F1
-:045FAD0000000000F0
-:045FAE0000000000EF
-:045FAF0000000000EE
-:045FB00000000000ED
-:045FB10000000000EC
-:045FB20000000000EB
-:045FB30000000000EA
-:045FB40000000000E9
-:045FB50000000000E8
-:045FB60000000000E7
-:045FB70000000000E6
-:045FB80000000000E5
-:045FB90000000000E4
-:045FBA0000000000E3
-:045FBB0000000000E2
-:045FBC0000000000E1
-:045FBD0000000000E0
-:045FBE0000000000DF
-:045FBF0000000000DE
-:045FC00000000000DD
-:045FC10000000000DC
-:045FC20000000000DB
-:045FC30000000000DA
-:045FC40000000000D9
-:045FC50000000000D8
-:045FC60000000000D7
-:045FC70000000000D6
-:045FC80000000000D5
-:045FC90000000000D4
-:045FCA0000000000D3
-:045FCB0000000000D2
-:045FCC0000000000D1
-:045FCD0000000000D0
-:045FCE0000000000CF
-:045FCF0000000000CE
-:045FD00000000000CD
-:045FD10000000000CC
-:045FD20000000000CB
-:045FD30000000000CA
-:045FD40000000000C9
-:045FD50000000000C8
-:045FD60000000000C7
-:045FD70000000000C6
-:045FD80000000000C5
-:045FD90000000000C4
-:045FDA0000000000C3
-:045FDB0000000000C2
-:045FDC0000000000C1
-:045FDD0000000000C0
-:045FDE0000000000BF
-:045FDF0000000000BE
-:045FE00000000000BD
-:045FE10000000000BC
-:045FE20000000000BB
-:045FE30000000000BA
-:045FE40000000000B9
-:045FE50000000000B8
-:045FE60000000000B7
-:045FE70000000000B6
-:045FE80000000000B5
-:045FE90000000000B4
-:045FEA0000000000B3
-:045FEB0000000000B2
-:045FEC0000000000B1
-:045FED0000000000B0
-:045FEE0000000000AF
-:045FEF0000000000AE
-:045FF00000000000AD
-:045FF10000000000AC
-:045FF20000000000AB
-:045FF30000000000AA
-:045FF40000000000A9
-:045FF50000000000A8
-:045FF60000000000A7
-:045FF70000000000A6
-:045FF80000000000A5
-:045FF90000000000A4
-:045FFA0000000000A3
-:045FFB0000000000A2
-:045FFC0000000000A1
-:045FFD0000000000A0
-:045FFE00000000009F
-:045FFF00000000009E
-:04600000000000009C
-:04600100000000009B
-:04600200000000009A
-:046003000000000099
-:046004000000000098
-:046005000000000097
-:046006000000000096
-:046007000000000095
-:046008000000000094
-:046009000000000093
-:04600A000000000092
-:04600B000000000091
-:04600C000000000090
-:04600D00000000008F
-:04600E00000000008E
-:04600F00000000008D
-:04601000000000008C
-:04601100000000008B
-:04601200000000008A
-:046013000000000089
-:046014000000000088
-:046015000000000087
-:046016000000000086
-:046017000000000085
-:046018000000000084
-:046019000000000083
-:04601A000000000082
-:04601B000000000081
-:04601C000000000080
-:04601D00000000007F
-:04601E00000000007E
-:04601F00000000007D
-:04602000000000007C
-:04602100000000007B
-:04602200000000007A
-:046023000000000079
-:046024000000000078
-:046025000000000077
-:046026000000000076
-:046027000000000075
-:046028000000000074
-:046029000000000073
-:04602A000000000072
-:04602B000000000071
-:04602C000000000070
-:04602D00000000006F
-:04602E00000000006E
-:04602F00000000006D
-:04603000000000006C
-:04603100000000006B
-:04603200000000006A
-:046033000000000069
-:046034000000000068
-:046035000000000067
-:046036000000000066
-:046037000000000065
-:046038000000000064
-:046039000000000063
-:04603A000000000062
-:04603B000000000061
-:04603C000000000060
-:04603D00000000005F
-:04603E00000000005E
-:04603F00000000005D
-:04604000000000005C
-:04604100000000005B
-:04604200000000005A
-:046043000000000059
-:046044000000000058
-:046045000000000057
-:046046000000000056
-:046047000000000055
-:046048000000000054
-:046049000000000053
-:04604A000000000052
-:04604B000000000051
-:04604C000000000050
-:04604D00000000004F
-:04604E00000000004E
-:04604F00000000004D
-:04605000000000004C
-:04605100000000004B
-:04605200000000004A
-:046053000000000049
-:046054000000000048
-:046055000000000047
-:046056000000000046
-:046057000000000045
-:046058000000000044
-:046059000000000043
-:04605A000000000042
-:04605B000000000041
-:04605C000000000040
-:04605D00000000003F
-:04605E00000000003E
-:04605F00000000003D
-:04606000000000003C
-:04606100000000003B
-:04606200000000003A
-:046063000000000039
-:046064000000000038
-:046065000000000037
-:046066000000000036
-:046067000000000035
-:046068000000000034
-:046069000000000033
-:04606A000000000032
-:04606B000000000031
-:04606C000000000030
-:04606D00000000002F
-:04606E00000000002E
-:04606F00000000002D
-:04607000000000002C
-:04607100000000002B
-:04607200000000002A
-:046073000000000029
-:046074000000000028
-:046075000000000027
-:046076000000000026
-:046077000000000025
-:046078000000000024
-:046079000000000023
-:04607A000000000022
-:04607B000000000021
-:04607C000000000020
-:04607D00000000001F
-:04607E00000000001E
-:04607F00000000001D
-:04608000000000001C
-:04608100000000001B
-:04608200000000001A
-:046083000000000019
-:046084000000000018
-:046085000000000017
-:046086000000000016
-:046087000000000015
-:046088000000000014
-:046089000000000013
-:04608A000000000012
-:04608B000000000011
-:04608C000000000010
-:04608D00000000000F
-:04608E00000000000E
-:04608F00000000000D
-:04609000000000000C
-:04609100000000000B
-:04609200000000000A
-:046093000000000009
-:046094000000000008
-:046095000000000007
-:046096000000000006
-:046097000000000005
-:046098000000000004
-:046099000000000003
-:04609A000000000002
-:04609B000000000001
-:04609C000000000000
-:04609D0000000000FF
-:04609E0000000000FE
-:04609F0000000000FD
-:0460A00000000000FC
-:0460A10000000000FB
-:0460A20000000000FA
-:0460A30000000000F9
-:0460A40000000000F8
-:0460A50000000000F7
-:0460A60000000000F6
-:0460A70000000000F5
-:0460A80000000000F4
-:0460A90000000000F3
-:0460AA0000000000F2
-:0460AB0000000000F1
-:0460AC0000000000F0
-:0460AD0000000000EF
-:0460AE0000000000EE
-:0460AF0000000000ED
-:0460B00000000000EC
-:0460B10000000000EB
-:0460B20000000000EA
-:0460B30000000000E9
-:0460B40000000000E8
-:0460B50000000000E7
-:0460B60000000000E6
-:0460B70000000000E5
-:0460B80000000000E4
-:0460B90000000000E3
-:0460BA0000000000E2
-:0460BB0000000000E1
-:0460BC0000000000E0
-:0460BD0000000000DF
-:0460BE0000000000DE
-:0460BF0000000000DD
-:0460C00000000000DC
-:0460C10000000000DB
-:0460C20000000000DA
-:0460C30000000000D9
-:0460C40000000000D8
-:0460C50000000000D7
-:0460C60000000000D6
-:0460C70000000000D5
-:0460C80000000000D4
-:0460C90000000000D3
-:0460CA0000000000D2
-:0460CB0000000000D1
-:0460CC0000000000D0
-:0460CD0000000000CF
-:0460CE0000000000CE
-:0460CF0000000000CD
-:0460D00000000000CC
-:0460D10000000000CB
-:0460D20000000000CA
-:0460D30000000000C9
-:0460D40000000000C8
-:0460D50000000000C7
-:0460D60000000000C6
-:0460D70000000000C5
-:0460D80000000000C4
-:0460D90000000000C3
-:0460DA0000000000C2
-:0460DB0000000000C1
-:0460DC0000000000C0
-:0460DD0000000000BF
-:0460DE0000000000BE
-:0460DF0000000000BD
-:0460E00000000000BC
-:0460E10000000000BB
-:0460E20000000000BA
-:0460E30000000000B9
-:0460E40000000000B8
-:0460E50000000000B7
-:0460E60000000000B6
-:0460E70000000000B5
-:0460E80000000000B4
-:0460E90000000000B3
-:0460EA0000000000B2
-:0460EB0000000000B1
-:0460EC0000000000B0
-:0460ED0000000000AF
-:0460EE0000000000AE
-:0460EF0000000000AD
-:0460F00000000000AC
-:0460F10000000000AB
-:0460F20000000000AA
-:0460F30000000000A9
-:0460F40000000000A8
-:0460F50000000000A7
-:0460F60000000000A6
-:0460F70000000000A5
-:0460F80000000000A4
-:0460F90000000000A3
-:0460FA0000000000A2
-:0460FB0000000000A1
-:0460FC0000000000A0
-:0460FD00000000009F
-:0460FE00000000009E
-:0460FF00000000009D
-:04610000000000009B
-:04610100000000009A
-:046102000000000099
-:046103000000000098
-:046104000000000097
-:046105000000000096
-:046106000000000095
-:046107000000000094
-:046108000000000093
-:046109000000000092
-:04610A000000000091
-:04610B000000000090
-:04610C00000000008F
-:04610D00000000008E
-:04610E00000000008D
-:04610F00000000008C
-:04611000000000008B
-:04611100000000008A
-:046112000000000089
-:046113000000000088
-:046114000000000087
-:046115000000000086
-:046116000000000085
-:046117000000000084
-:046118000000000083
-:046119000000000082
-:04611A000000000081
-:04611B000000000080
-:04611C00000000007F
-:04611D00000000007E
-:04611E00000000007D
-:04611F00000000007C
-:04612000000000007B
-:04612100000000007A
-:046122000000000079
-:046123000000000078
-:046124000000000077
-:046125000000000076
-:046126000000000075
-:046127000000000074
-:046128000000000073
-:046129000000000072
-:04612A000000000071
-:04612B000000000070
-:04612C00000000006F
-:04612D00000000006E
-:04612E00000000006D
-:04612F00000000006C
-:04613000000000006B
-:04613100000000006A
-:046132000000000069
-:046133000000000068
-:046134000000000067
-:046135000000000066
-:046136000000000065
-:046137000000000064
-:046138000000000063
-:046139000000000062
-:04613A000000000061
-:04613B000000000060
-:04613C00000000005F
-:04613D00000000005E
-:04613E00000000005D
-:04613F00000000005C
-:04614000000000005B
-:04614100000000005A
-:046142000000000059
-:046143000000000058
-:046144000000000057
-:046145000000000056
-:046146000000000055
-:046147000000000054
-:046148000000000053
-:046149000000000052
-:04614A000000000051
-:04614B000000000050
-:04614C00000000004F
-:04614D00000000004E
-:04614E00000000004D
-:04614F00000000004C
-:04615000000000004B
-:04615100000000004A
-:046152000000000049
-:046153000000000048
-:046154000000000047
-:046155000000000046
-:046156000000000045
-:046157000000000044
-:046158000000000043
-:046159000000000042
-:04615A000000000041
-:04615B000000000040
-:04615C00000000003F
-:04615D00000000003E
-:04615E00000000003D
-:04615F00000000003C
-:04616000000000003B
-:04616100000000003A
-:046162000000000039
-:046163000000000038
-:046164000000000037
-:046165000000000036
-:046166000000000035
-:046167000000000034
-:046168000000000033
-:046169000000000032
-:04616A000000000031
-:04616B000000000030
-:04616C00000000002F
-:04616D00000000002E
-:04616E00000000002D
-:04616F00000000002C
-:04617000000000002B
-:04617100000000002A
-:046172000000000029
-:046173000000000028
-:046174000000000027
-:046175000000000026
-:046176000000000025
-:046177000000000024
-:046178000000000023
-:046179000000000022
-:04617A000000000021
-:04617B000000000020
-:04617C00000000001F
-:04617D00000000001E
-:04617E00000000001D
-:04617F00000000001C
-:04618000000000001B
-:04618100000000001A
-:046182000000000019
-:046183000000000018
-:046184000000000017
-:046185000000000016
-:046186000000000015
-:046187000000000014
-:046188000000000013
-:046189000000000012
-:04618A000000000011
-:04618B000000000010
-:04618C00000000000F
-:04618D00000000000E
-:04618E00000000000D
-:04618F00000000000C
-:04619000000000000B
-:04619100000000000A
-:046192000000000009
-:046193000000000008
-:046194000000000007
-:046195000000000006
-:046196000000000005
-:046197000000000004
-:046198000000000003
-:046199000000000002
-:04619A000000000001
-:04619B000000000000
-:04619C0000000000FF
-:04619D0000000000FE
-:04619E0000000000FD
-:04619F0000000000FC
-:0461A00000000000FB
-:0461A10000000000FA
-:0461A20000000000F9
-:0461A30000000000F8
-:0461A40000000000F7
-:0461A50000000000F6
-:0461A60000000000F5
-:0461A70000000000F4
-:0461A80000000000F3
-:0461A90000000000F2
-:0461AA0000000000F1
-:0461AB0000000000F0
-:0461AC0000000000EF
-:0461AD0000000000EE
-:0461AE0000000000ED
-:0461AF0000000000EC
-:0461B00000000000EB
-:0461B10000000000EA
-:0461B20000000000E9
-:0461B30000000000E8
-:0461B40000000000E7
-:0461B50000000000E6
-:0461B60000000000E5
-:0461B70000000000E4
-:0461B80000000000E3
-:0461B90000000000E2
-:0461BA0000000000E1
-:0461BB0000000000E0
-:0461BC0000000000DF
-:0461BD0000000000DE
-:0461BE0000000000DD
-:0461BF0000000000DC
-:0461C00000000000DB
-:0461C10000000000DA
-:0461C20000000000D9
-:0461C30000000000D8
-:0461C40000000000D7
-:0461C50000000000D6
-:0461C60000000000D5
-:0461C70000000000D4
-:0461C80000000000D3
-:0461C90000000000D2
-:0461CA0000000000D1
-:0461CB0000000000D0
-:0461CC0000000000CF
-:0461CD0000000000CE
-:0461CE0000000000CD
-:0461CF0000000000CC
-:0461D00000000000CB
-:0461D10000000000CA
-:0461D20000000000C9
-:0461D30000000000C8
-:0461D40000000000C7
-:0461D50000000000C6
-:0461D60000000000C5
-:0461D70000000000C4
-:0461D80000000000C3
-:0461D90000000000C2
-:0461DA0000000000C1
-:0461DB0000000000C0
-:0461DC0000000000BF
-:0461DD0000000000BE
-:0461DE0000000000BD
-:0461DF0000000000BC
-:0461E00000000000BB
-:0461E10000000000BA
-:0461E20000000000B9
-:0461E30000000000B8
-:0461E40000000000B7
-:0461E50000000000B6
-:0461E60000000000B5
-:0461E70000000000B4
-:0461E80000000000B3
-:0461E90000000000B2
-:0461EA0000000000B1
-:0461EB0000000000B0
-:0461EC0000000000AF
-:0461ED0000000000AE
-:0461EE0000000000AD
-:0461EF0000000000AC
-:0461F00000000000AB
-:0461F10000000000AA
-:0461F20000000000A9
-:0461F30000000000A8
-:0461F40000000000A7
-:0461F50000000000A6
-:0461F60000000000A5
-:0461F70000000000A4
-:0461F80000000000A3
-:0461F90000000000A2
-:0461FA0000000000A1
-:0461FB0000000000A0
-:0461FC00000000009F
-:0461FD00000000009E
-:0461FE00000000009D
-:0461FF00000000009C
-:04620000000000009A
-:046201000000000099
-:046202000000000098
-:046203000000000097
-:046204000000000096
-:046205000000000095
-:046206000000000094
-:046207000000000093
-:046208000000000092
-:046209000000000091
-:04620A000000000090
-:04620B00000000008F
-:04620C00000000008E
-:04620D00000000008D
-:04620E00000000008C
-:04620F00000000008B
-:04621000000000008A
-:046211000000000089
-:046212000000000088
-:046213000000000087
-:046214000000000086
-:046215000000000085
-:046216000000000084
-:046217000000000083
-:046218000000000082
-:046219000000000081
-:04621A000000000080
-:04621B00000000007F
-:04621C00000000007E
-:04621D00000000007D
-:04621E00000000007C
-:04621F00000000007B
-:04622000000000007A
-:046221000000000079
-:046222000000000078
-:046223000000000077
-:046224000000000076
-:046225000000000075
-:046226000000000074
-:046227000000000073
-:046228000000000072
-:046229000000000071
-:04622A000000000070
-:04622B00000000006F
-:04622C00000000006E
-:04622D00000000006D
-:04622E00000000006C
-:04622F00000000006B
-:04623000000000006A
-:046231000000000069
-:046232000000000068
-:046233000000000067
-:046234000000000066
-:046235000000000065
-:046236000000000064
-:046237000000000063
-:046238000000000062
-:046239000000000061
-:04623A000000000060
-:04623B00000000005F
-:04623C00000000005E
-:04623D00000000005D
-:04623E00000000005C
-:04623F00000000005B
-:04624000000000005A
-:046241000000000059
-:046242000000000058
-:046243000000000057
-:046244000000000056
-:046245000000000055
-:046246000000000054
-:046247000000000053
-:046248000000000052
-:046249000000000051
-:04624A000000000050
-:04624B00000000004F
-:04624C00000000004E
-:04624D00000000004D
-:04624E00000000004C
-:04624F00000000004B
-:04625000000000004A
-:046251000000000049
-:046252000000000048
-:046253000000000047
-:046254000000000046
-:046255000000000045
-:046256000000000044
-:046257000000000043
-:046258000000000042
-:046259000000000041
-:04625A000000000040
-:04625B00000000003F
-:04625C00000000003E
-:04625D00000000003D
-:04625E00000000003C
-:04625F00000000003B
-:04626000000000003A
-:046261000000000039
-:046262000000000038
-:046263000000000037
-:046264000000000036
-:046265000000000035
-:046266000000000034
-:046267000000000033
-:046268000000000032
-:046269000000000031
-:04626A000000000030
-:04626B00000000002F
-:04626C00000000002E
-:04626D00000000002D
-:04626E00000000002C
-:04626F00000000002B
-:04627000000000002A
-:046271000000000029
-:046272000000000028
-:046273000000000027
-:046274000000000026
-:046275000000000025
-:046276000000000024
-:046277000000000023
-:046278000000000022
-:046279000000000021
-:04627A000000000020
-:04627B00000000001F
-:04627C00000000001E
-:04627D00000000001D
-:04627E00000000001C
-:04627F00000000001B
-:04628000000000001A
-:046281000000000019
-:046282000000000018
-:046283000000000017
-:046284000000000016
-:046285000000000015
-:046286000000000014
-:046287000000000013
-:046288000000000012
-:046289000000000011
-:04628A000000000010
-:04628B00000000000F
-:04628C00000000000E
-:04628D00000000000D
-:04628E00000000000C
-:04628F00000000000B
-:04629000000000000A
-:046291000000000009
-:046292000000000008
-:046293000000000007
-:046294000000000006
-:046295000000000005
-:046296000000000004
-:046297000000000003
-:046298000000000002
-:046299000000000001
-:04629A000000000000
-:04629B0000000000FF
-:04629C0000000000FE
-:04629D0000000000FD
-:04629E0000000000FC
-:04629F0000000000FB
-:0462A00000000000FA
-:0462A10000000000F9
-:0462A20000000000F8
-:0462A30000000000F7
-:0462A40000000000F6
-:0462A50000000000F5
-:0462A60000000000F4
-:0462A70000000000F3
-:0462A80000000000F2
-:0462A90000000000F1
-:0462AA0000000000F0
-:0462AB0000000000EF
-:0462AC0000000000EE
-:0462AD0000000000ED
-:0462AE0000000000EC
-:0462AF0000000000EB
-:0462B00000000000EA
-:0462B10000000000E9
-:0462B20000000000E8
-:0462B30000000000E7
-:0462B40000000000E6
-:0462B50000000000E5
-:0462B60000000000E4
-:0462B70000000000E3
-:0462B80000000000E2
-:0462B90000000000E1
-:0462BA0000000000E0
-:0462BB0000000000DF
-:0462BC0000000000DE
-:0462BD0000000000DD
-:0462BE0000000000DC
-:0462BF0000000000DB
-:0462C00000000000DA
-:0462C10000000000D9
-:0462C20000000000D8
-:0462C30000000000D7
-:0462C40000000000D6
-:0462C50000000000D5
-:0462C60000000000D4
-:0462C70000000000D3
-:0462C80000000000D2
-:0462C90000000000D1
-:0462CA0000000000D0
-:0462CB0000000000CF
-:0462CC0000000000CE
-:0462CD0000000000CD
-:0462CE0000000000CC
-:0462CF0000000000CB
-:0462D00000000000CA
-:0462D10000000000C9
-:0462D20000000000C8
-:0462D30000000000C7
-:0462D40000000000C6
-:0462D50000000000C5
-:0462D60000000000C4
-:0462D70000000000C3
-:0462D80000000000C2
-:0462D90000000000C1
-:0462DA0000000000C0
-:0462DB0000000000BF
-:0462DC0000000000BE
-:0462DD0000000000BD
-:0462DE0000000000BC
-:0462DF0000000000BB
-:0462E00000000000BA
-:0462E10000000000B9
-:0462E20000000000B8
-:0462E30000000000B7
-:0462E40000000000B6
-:0462E50000000000B5
-:0462E60000000000B4
-:0462E70000000000B3
-:0462E80000000000B2
-:0462E90000000000B1
-:0462EA0000000000B0
-:0462EB0000000000AF
-:0462EC0000000000AE
-:0462ED0000000000AD
-:0462EE0000000000AC
-:0462EF0000000000AB
-:0462F00000000000AA
-:0462F10000000000A9
-:0462F20000000000A8
-:0462F30000000000A7
-:0462F40000000000A6
-:0462F50000000000A5
-:0462F60000000000A4
-:0462F70000000000A3
-:0462F80000000000A2
-:0462F90000000000A1
-:0462FA0000000000A0
-:0462FB00000000009F
-:0462FC00000000009E
-:0462FD00000000009D
-:0462FE00000000009C
-:0462FF00000000009B
-:046300000000000099
-:046301000000000098
-:046302000000000097
-:046303000000000096
-:046304000000000095
-:046305000000000094
-:046306000000000093
-:046307000000000092
-:046308000000000091
-:046309000000000090
-:04630A00000000008F
-:04630B00000000008E
-:04630C00000000008D
-:04630D00000000008C
-:04630E00000000008B
-:04630F00000000008A
-:046310000000000089
-:046311000000000088
-:046312000000000087
-:046313000000000086
-:046314000000000085
-:046315000000000084
-:046316000000000083
-:046317000000000082
-:046318000000000081
-:046319000000000080
-:04631A00000000007F
-:04631B00000000007E
-:04631C00000000007D
-:04631D00000000007C
-:04631E00000000007B
-:04631F00000000007A
-:046320000000000079
-:046321000000000078
-:046322000000000077
-:046323000000000076
-:046324000000000075
-:046325000000000074
-:046326000000000073
-:046327000000000072
-:046328000000000071
-:046329000000000070
-:04632A00000000006F
-:04632B00000000006E
-:04632C00000000006D
-:04632D00000000006C
-:04632E00000000006B
-:04632F00000000006A
-:046330000000000069
-:046331000000000068
-:046332000000000067
-:046333000000000066
-:046334000000000065
-:046335000000000064
-:046336000000000063
-:046337000000000062
-:046338000000000061
-:046339000000000060
-:04633A00000000005F
-:04633B00000000005E
-:04633C00000000005D
-:04633D00000000005C
-:04633E00000000005B
-:04633F00000000005A
-:046340000000000059
-:046341000000000058
-:046342000000000057
-:046343000000000056
-:046344000000000055
-:046345000000000054
-:046346000000000053
-:046347000000000052
-:046348000000000051
-:046349000000000050
-:04634A00000000004F
-:04634B00000000004E
-:04634C00000000004D
-:04634D00000000004C
-:04634E00000000004B
-:04634F00000000004A
-:046350000000000049
-:046351000000000048
-:046352000000000047
-:046353000000000046
-:046354000000000045
-:046355000000000044
-:046356000000000043
-:046357000000000042
-:046358000000000041
-:046359000000000040
-:04635A00000000003F
-:04635B00000000003E
-:04635C00000000003D
-:04635D00000000003C
-:04635E00000000003B
-:04635F00000000003A
-:046360000000000039
-:046361000000000038
-:046362000000000037
-:046363000000000036
-:046364000000000035
-:046365000000000034
-:046366000000000033
-:046367000000000032
-:046368000000000031
-:046369000000000030
-:04636A00000000002F
-:04636B00000000002E
-:04636C00000000002D
-:04636D00000000002C
-:04636E00000000002B
-:04636F00000000002A
-:046370000000000029
-:046371000000000028
-:046372000000000027
-:046373000000000026
-:046374000000000025
-:046375000000000024
-:046376000000000023
-:046377000000000022
-:046378000000000021
-:046379000000000020
-:04637A00000000001F
-:04637B00000000001E
-:04637C00000000001D
-:04637D00000000001C
-:04637E00000000001B
-:04637F00000000001A
-:046380000000000019
-:046381000000000018
-:046382000000000017
-:046383000000000016
-:046384000000000015
-:046385000000000014
-:046386000000000013
-:046387000000000012
-:046388000000000011
-:046389000000000010
-:04638A00000000000F
-:04638B00000000000E
-:04638C00000000000D
-:04638D00000000000C
-:04638E00000000000B
-:04638F00000000000A
-:046390000000000009
-:046391000000000008
-:046392000000000007
-:046393000000000006
-:046394000000000005
-:046395000000000004
-:046396000000000003
-:046397000000000002
-:046398000000000001
-:046399000000000000
-:04639A0000000000FF
-:04639B0000000000FE
-:04639C0000000000FD
-:04639D0000000000FC
-:04639E0000000000FB
-:04639F0000000000FA
-:0463A00000000000F9
-:0463A10000000000F8
-:0463A20000000000F7
-:0463A30000000000F6
-:0463A40000000000F5
-:0463A50000000000F4
-:0463A60000000000F3
-:0463A70000000000F2
-:0463A80000000000F1
-:0463A90000000000F0
-:0463AA0000000000EF
-:0463AB0000000000EE
-:0463AC0000000000ED
-:0463AD0000000000EC
-:0463AE0000000000EB
-:0463AF0000000000EA
-:0463B00000000000E9
-:0463B10000000000E8
-:0463B20000000000E7
-:0463B30000000000E6
-:0463B40000000000E5
-:0463B50000000000E4
-:0463B60000000000E3
-:0463B70000000000E2
-:0463B80000000000E1
-:0463B90000000000E0
-:0463BA0000000000DF
-:0463BB0000000000DE
-:0463BC0000000000DD
-:0463BD0000000000DC
-:0463BE0000000000DB
-:0463BF0000000000DA
-:0463C00000000000D9
-:0463C10000000000D8
-:0463C20000000000D7
-:0463C30000000000D6
-:0463C40000000000D5
-:0463C50000000000D4
-:0463C60000000000D3
-:0463C70000000000D2
-:0463C80000000000D1
-:0463C90000000000D0
-:0463CA0000000000CF
-:0463CB0000000000CE
-:0463CC0000000000CD
-:0463CD0000000000CC
-:0463CE0000000000CB
-:0463CF0000000000CA
-:0463D00000000000C9
-:0463D10000000000C8
-:0463D20000000000C7
-:0463D30000000000C6
-:0463D40000000000C5
-:0463D50000000000C4
-:0463D60000000000C3
-:0463D70000000000C2
-:0463D80000000000C1
-:0463D90000000000C0
-:0463DA0000000000BF
-:0463DB0000000000BE
-:0463DC0000000000BD
-:0463DD0000000000BC
-:0463DE0000000000BB
-:0463DF0000000000BA
-:0463E00000000000B9
-:0463E10000000000B8
-:0463E20000000000B7
-:0463E30000000000B6
-:0463E40000000000B5
-:0463E50000000000B4
-:0463E60000000000B3
-:0463E70000000000B2
-:0463E80000000000B1
-:0463E90000000000B0
-:0463EA0000000000AF
-:0463EB0000000000AE
-:0463EC0000000000AD
-:0463ED0000000000AC
-:0463EE0000000000AB
-:0463EF0000000000AA
-:0463F00000000000A9
-:0463F10000000000A8
-:0463F20000000000A7
-:0463F30000000000A6
-:0463F40000000000A5
-:0463F50000000000A4
-:0463F60000000000A3
-:0463F70000000000A2
-:0463F80000000000A1
-:0463F90000000000A0
-:0463FA00000000009F
-:0463FB00000000009E
-:0463FC00000000009D
-:0463FD00000000009C
-:0463FE00000000009B
-:0463FF00000000009A
-:046400000000000098
-:046401000000000097
-:046402000000000096
-:046403000000000095
-:046404000000000094
-:046405000000000093
-:046406000000000092
-:046407000000000091
-:046408000000000090
-:04640900000000008F
-:04640A00000000008E
-:04640B00000000008D
-:04640C00000000008C
-:04640D00000000008B
-:04640E00000000008A
-:04640F000000000089
-:046410000000000088
-:046411000000000087
-:046412000000000086
-:046413000000000085
-:046414000000000084
-:046415000000000083
-:046416000000000082
-:046417000000000081
-:046418000000000080
-:04641900000000007F
-:04641A00000000007E
-:04641B00000000007D
-:04641C00000000007C
-:04641D00000000007B
-:04641E00000000007A
-:04641F000000000079
-:046420000000000078
-:046421000000000077
-:046422000000000076
-:046423000000000075
-:046424000000000074
-:046425000000000073
-:046426000000000072
-:046427000000000071
-:046428000000000070
-:04642900000000006F
-:04642A00000000006E
-:04642B00000000006D
-:04642C00000000006C
-:04642D00000000006B
-:04642E00000000006A
-:04642F000000000069
-:046430000000000068
-:046431000000000067
-:046432000000000066
-:046433000000000065
-:046434000000000064
-:046435000000000063
-:046436000000000062
-:046437000000000061
-:046438000000000060
-:04643900000000005F
-:04643A00000000005E
-:04643B00000000005D
-:04643C00000000005C
-:04643D00000000005B
-:04643E00000000005A
-:04643F000000000059
-:046440000000000058
-:046441000000000057
-:046442000000000056
-:046443000000000055
-:046444000000000054
-:046445000000000053
-:046446000000000052
-:046447000000000051
-:046448000000000050
-:04644900000000004F
-:04644A00000000004E
-:04644B00000000004D
-:04644C00000000004C
-:04644D00000000004B
-:04644E00000000004A
-:04644F000000000049
-:046450000000000048
-:046451000000000047
-:046452000000000046
-:046453000000000045
-:046454000000000044
-:046455000000000043
-:046456000000000042
-:046457000000000041
-:046458000000000040
-:04645900000000003F
-:04645A00000000003E
-:04645B00000000003D
-:04645C00000000003C
-:04645D00000000003B
-:04645E00000000003A
-:04645F000000000039
-:046460000000000038
-:046461000000000037
-:046462000000000036
-:046463000000000035
-:046464000000000034
-:046465000000000033
-:046466000000000032
-:046467000000000031
-:046468000000000030
-:04646900000000002F
-:04646A00000000002E
-:04646B00000000002D
-:04646C00000000002C
-:04646D00000000002B
-:04646E00000000002A
-:04646F000000000029
-:046470000000000028
-:046471000000000027
-:046472000000000026
-:046473000000000025
-:046474000000000024
-:046475000000000023
-:046476000000000022
-:046477000000000021
-:046478000000000020
-:04647900000000001F
-:04647A00000000001E
-:04647B00000000001D
-:04647C00000000001C
-:04647D00000000001B
-:04647E00000000001A
-:04647F000000000019
-:046480000000000018
-:046481000000000017
-:046482000000000016
-:046483000000000015
-:046484000000000014
-:046485000000000013
-:046486000000000012
-:046487000000000011
-:046488000000000010
-:04648900000000000F
-:04648A00000000000E
-:04648B00000000000D
-:04648C00000000000C
-:04648D00000000000B
-:04648E00000000000A
-:04648F000000000009
-:046490000000000008
-:046491000000000007
-:046492000000000006
-:046493000000000005
-:046494000000000004
-:046495000000000003
-:046496000000000002
-:046497000000000001
-:046498000000000000
-:0464990000000000FF
-:04649A0000000000FE
-:04649B0000000000FD
-:04649C0000000000FC
-:04649D0000000000FB
-:04649E0000000000FA
-:04649F0000000000F9
-:0464A00000000000F8
-:0464A10000000000F7
-:0464A20000000000F6
-:0464A30000000000F5
-:0464A40000000000F4
-:0464A50000000000F3
-:0464A60000000000F2
-:0464A70000000000F1
-:0464A80000000000F0
-:0464A90000000000EF
-:0464AA0000000000EE
-:0464AB0000000000ED
-:0464AC0000000000EC
-:0464AD0000000000EB
-:0464AE0000000000EA
-:0464AF0000000000E9
-:0464B00000000000E8
-:0464B10000000000E7
-:0464B20000000000E6
-:0464B30000000000E5
-:0464B40000000000E4
-:0464B50000000000E3
-:0464B60000000000E2
-:0464B70000000000E1
-:0464B80000000000E0
-:0464B90000000000DF
-:0464BA0000000000DE
-:0464BB0000000000DD
-:0464BC0000000000DC
-:0464BD0000000000DB
-:0464BE0000000000DA
-:0464BF0000000000D9
-:0464C00000000000D8
-:0464C10000000000D7
-:0464C20000000000D6
-:0464C30000000000D5
-:0464C40000000000D4
-:0464C50000000000D3
-:0464C60000000000D2
-:0464C70000000000D1
-:0464C80000000000D0
-:0464C90000000000CF
-:0464CA0000000000CE
-:0464CB0000000000CD
-:0464CC0000000000CC
-:0464CD0000000000CB
-:0464CE0000000000CA
-:0464CF0000000000C9
-:0464D00000000000C8
-:0464D10000000000C7
-:0464D20000000000C6
-:0464D30000000000C5
-:0464D40000000000C4
-:0464D50000000000C3
-:0464D60000000000C2
-:0464D70000000000C1
-:0464D80000000000C0
-:0464D90000000000BF
-:0464DA0000000000BE
-:0464DB0000000000BD
-:0464DC0000000000BC
-:0464DD0000000000BB
-:0464DE0000000000BA
-:0464DF0000000000B9
-:0464E00000000000B8
-:0464E10000000000B7
-:0464E20000000000B6
-:0464E30000000000B5
-:0464E40000000000B4
-:0464E50000000000B3
-:0464E60000000000B2
-:0464E70000000000B1
-:0464E80000000000B0
-:0464E90000000000AF
-:0464EA0000000000AE
-:0464EB0000000000AD
-:0464EC0000000000AC
-:0464ED0000000000AB
-:0464EE0000000000AA
-:0464EF0000000000A9
-:0464F00000000000A8
-:0464F10000000000A7
-:0464F20000000000A6
-:0464F30000000000A5
-:0464F40000000000A4
-:0464F50000000000A3
-:0464F60000000000A2
-:0464F70000000000A1
-:0464F80000000000A0
-:0464F900000000009F
-:0464FA00000000009E
-:0464FB00000000009D
-:0464FC00000000009C
-:0464FD00000000009B
-:0464FE00000000009A
-:0464FF000000000099
-:046500000000000097
-:046501000000000096
-:046502000000000095
-:046503000000000094
-:046504000000000093
-:046505000000000092
-:046506000000000091
-:046507000000000090
-:04650800000000008F
-:04650900000000008E
-:04650A00000000008D
-:04650B00000000008C
-:04650C00000000008B
-:04650D00000000008A
-:04650E000000000089
-:04650F000000000088
-:046510000000000087
-:046511000000000086
-:046512000000000085
-:046513000000000084
-:046514000000000083
-:046515000000000082
-:046516000000000081
-:046517000000000080
-:04651800000000007F
-:04651900000000007E
-:04651A00000000007D
-:04651B00000000007C
-:04651C00000000007B
-:04651D00000000007A
-:04651E000000000079
-:04651F000000000078
-:046520000000000077
-:046521000000000076
-:046522000000000075
-:046523000000000074
-:046524000000000073
-:046525000000000072
-:046526000000000071
-:046527000000000070
-:04652800000000006F
-:04652900000000006E
-:04652A00000000006D
-:04652B00000000006C
-:04652C00000000006B
-:04652D00000000006A
-:04652E000000000069
-:04652F000000000068
-:046530000000000067
-:046531000000000066
-:046532000000000065
-:046533000000000064
-:046534000000000063
-:046535000000000062
-:046536000000000061
-:046537000000000060
-:04653800000000005F
-:04653900000000005E
-:04653A00000000005D
-:04653B00000000005C
-:04653C00000000005B
-:04653D00000000005A
-:04653E000000000059
-:04653F000000000058
-:046540000000000057
-:046541000000000056
-:046542000000000055
-:046543000000000054
-:046544000000000053
-:046545000000000052
-:046546000000000051
-:046547000000000050
-:04654800000000004F
-:04654900000000004E
-:04654A00000000004D
-:04654B00000000004C
-:04654C00000000004B
-:04654D00000000004A
-:04654E000000000049
-:04654F000000000048
-:046550000000000047
-:046551000000000046
-:046552000000000045
-:046553000000000044
-:046554000000000043
-:046555000000000042
-:046556000000000041
-:046557000000000040
-:04655800000000003F
-:04655900000000003E
-:04655A00000000003D
-:04655B00000000003C
-:04655C00000000003B
-:04655D00000000003A
-:04655E000000000039
-:04655F000000000038
-:046560000000000037
-:046561000000000036
-:046562000000000035
-:046563000000000034
-:046564000000000033
-:046565000000000032
-:046566000000000031
-:046567000000000030
-:04656800000000002F
-:04656900000000002E
-:04656A00000000002D
-:04656B00000000002C
-:04656C00000000002B
-:04656D00000000002A
-:04656E000000000029
-:04656F000000000028
-:046570000000000027
-:046571000000000026
-:046572000000000025
-:046573000000000024
-:046574000000000023
-:046575000000000022
-:046576000000000021
-:046577000000000020
-:04657800000000001F
-:04657900000000001E
-:04657A00000000001D
-:04657B00000000001C
-:04657C00000000001B
-:04657D00000000001A
-:04657E000000000019
-:04657F000000000018
-:046580000000000017
-:046581000000000016
-:046582000000000015
-:046583000000000014
-:046584000000000013
-:046585000000000012
-:046586000000000011
-:046587000000000010
-:04658800000000000F
-:04658900000000000E
-:04658A00000000000D
-:04658B00000000000C
-:04658C00000000000B
-:04658D00000000000A
-:04658E000000000009
-:04658F000000000008
-:046590000000000007
-:046591000000000006
-:046592000000000005
-:046593000000000004
-:046594000000000003
-:046595000000000002
-:046596000000000001
-:046597000000000000
-:0465980000000000FF
-:0465990000000000FE
-:04659A0000000000FD
-:04659B0000000000FC
-:04659C0000000000FB
-:04659D0000000000FA
-:04659E0000000000F9
-:04659F0000000000F8
-:0465A00000000000F7
-:0465A10000000000F6
-:0465A20000000000F5
-:0465A30000000000F4
-:0465A40000000000F3
-:0465A50000000000F2
-:0465A60000000000F1
-:0465A70000000000F0
-:0465A80000000000EF
-:0465A90000000000EE
-:0465AA0000000000ED
-:0465AB0000000000EC
-:0465AC0000000000EB
-:0465AD0000000000EA
-:0465AE0000000000E9
-:0465AF0000000000E8
-:0465B00000000000E7
-:0465B10000000000E6
-:0465B20000000000E5
-:0465B30000000000E4
-:0465B40000000000E3
-:0465B50000000000E2
-:0465B60000000000E1
-:0465B70000000000E0
-:0465B80000000000DF
-:0465B90000000000DE
-:0465BA0000000000DD
-:0465BB0000000000DC
-:0465BC0000000000DB
-:0465BD0000000000DA
-:0465BE0000000000D9
-:0465BF0000000000D8
-:0465C00000000000D7
-:0465C10000000000D6
-:0465C20000000000D5
-:0465C30000000000D4
-:0465C40000000000D3
-:0465C50000000000D2
-:0465C60000000000D1
-:0465C70000000000D0
-:0465C80000000000CF
-:0465C90000000000CE
-:0465CA0000000000CD
-:0465CB0000000000CC
-:0465CC0000000000CB
-:0465CD0000000000CA
-:0465CE0000000000C9
-:0465CF0000000000C8
-:0465D00000000000C7
-:0465D10000000000C6
-:0465D20000000000C5
-:0465D30000000000C4
-:0465D40000000000C3
-:0465D50000000000C2
-:0465D60000000000C1
-:0465D70000000000C0
-:0465D80000000000BF
-:0465D90000000000BE
-:0465DA0000000000BD
-:0465DB0000000000BC
-:0465DC0000000000BB
-:0465DD0000000000BA
-:0465DE0000000000B9
-:0465DF0000000000B8
-:0465E00000000000B7
-:0465E10000000000B6
-:0465E20000000000B5
-:0465E30000000000B4
-:0465E40000000000B3
-:0465E50000000000B2
-:0465E60000000000B1
-:0465E70000000000B0
-:0465E80000000000AF
-:0465E90000000000AE
-:0465EA0000000000AD
-:0465EB0000000000AC
-:0465EC0000000000AB
-:0465ED0000000000AA
-:0465EE0000000000A9
-:0465EF0000000000A8
-:0465F00000000000A7
-:0465F10000000000A6
-:0465F20000000000A5
-:0465F30000000000A4
-:0465F40000000000A3
-:0465F50000000000A2
-:0465F60000000000A1
-:0465F70000000000A0
-:0465F800000000009F
-:0465F900000000009E
-:0465FA00000000009D
-:0465FB00000000009C
-:0465FC00000000009B
-:0465FD00000000009A
-:0465FE000000000099
-:0465FF000000000098
-:046600000000000096
-:046601000000000095
-:046602000000000094
-:046603000000000093
-:046604000000000092
-:046605000000000091
-:046606000000000090
-:04660700000000008F
-:04660800000000008E
-:04660900000000008D
-:04660A00000000008C
-:04660B00000000008B
-:04660C00000000008A
-:04660D000000000089
-:04660E000000000088
-:04660F000000000087
-:046610000000000086
-:046611000000000085
-:046612000000000084
-:046613000000000083
-:046614000000000082
-:046615000000000081
-:046616000000000080
-:04661700000000007F
-:04661800000000007E
-:04661900000000007D
-:04661A00000000007C
-:04661B00000000007B
-:04661C00000000007A
-:04661D000000000079
-:04661E000000000078
-:04661F000000000077
-:046620000000000076
-:046621000000000075
-:046622000000000074
-:046623000000000073
-:046624000000000072
-:046625000000000071
-:046626000000000070
-:04662700000000006F
-:04662800000000006E
-:04662900000000006D
-:04662A00000000006C
-:04662B00000000006B
-:04662C00000000006A
-:04662D000000000069
-:04662E000000000068
-:04662F000000000067
-:046630000000000066
-:046631000000000065
-:046632000000000064
-:046633000000000063
-:046634000000000062
-:046635000000000061
-:046636000000000060
-:04663700000000005F
-:04663800000000005E
-:04663900000000005D
-:04663A00000000005C
-:04663B00000000005B
-:04663C00000000005A
-:04663D000000000059
-:04663E000000000058
-:04663F000000000057
-:046640000000000056
-:046641000000000055
-:046642000000000054
-:046643000000000053
-:046644000000000052
-:046645000000000051
-:046646000000000050
-:04664700000000004F
-:04664800000000004E
-:04664900000000004D
-:04664A00000000004C
-:04664B00000000004B
-:04664C00000000004A
-:04664D000000000049
-:04664E000000000048
-:04664F000000000047
-:046650000000000046
-:046651000000000045
-:046652000000000044
-:046653000000000043
-:046654000000000042
-:046655000000000041
-:046656000000000040
-:04665700000000003F
-:04665800000000003E
-:04665900000000003D
-:04665A00000000003C
-:04665B00000000003B
-:04665C00000000003A
-:04665D000000000039
-:04665E000000000038
-:04665F000000000037
-:046660000000000036
-:046661000000000035
-:046662000000000034
-:046663000000000033
-:046664000000000032
-:046665000000000031
-:046666000000000030
-:04666700000000002F
-:04666800000000002E
-:04666900000000002D
-:04666A00000000002C
-:04666B00000000002B
-:04666C00000000002A
-:04666D000000000029
-:04666E000000000028
-:04666F000000000027
-:046670000000000026
-:046671000000000025
-:046672000000000024
-:046673000000000023
-:046674000000000022
-:046675000000000021
-:046676000000000020
-:04667700000000001F
-:04667800000000001E
-:04667900000000001D
-:04667A00000000001C
-:04667B00000000001B
-:04667C00000000001A
-:04667D000000000019
-:04667E000000000018
-:04667F000000000017
-:046680000000000016
-:046681000000000015
-:046682000000000014
-:046683000000000013
-:046684000000000012
-:046685000000000011
-:046686000000000010
-:04668700000000000F
-:04668800000000000E
-:04668900000000000D
-:04668A00000000000C
-:04668B00000000000B
-:04668C00000000000A
-:04668D000000000009
-:04668E000000000008
-:04668F000000000007
-:046690000000000006
-:046691000000000005
-:046692000000000004
-:046693000000000003
-:046694000000000002
-:046695000000000001
-:046696000000000000
-:0466970000000000FF
-:0466980000000000FE
-:0466990000000000FD
-:04669A0000000000FC
-:04669B0000000000FB
-:04669C0000000000FA
-:04669D0000000000F9
-:04669E0000000000F8
-:04669F0000000000F7
-:0466A00000000000F6
-:0466A10000000000F5
-:0466A20000000000F4
-:0466A30000000000F3
-:0466A40000000000F2
-:0466A50000000000F1
-:0466A60000000000F0
-:0466A70000000000EF
-:0466A80000000000EE
-:0466A90000000000ED
-:0466AA0000000000EC
-:0466AB0000000000EB
-:0466AC0000000000EA
-:0466AD0000000000E9
-:0466AE0000000000E8
-:0466AF0000000000E7
-:0466B00000000000E6
-:0466B10000000000E5
-:0466B20000000000E4
-:0466B30000000000E3
-:0466B40000000000E2
-:0466B50000000000E1
-:0466B60000000000E0
-:0466B70000000000DF
-:0466B80000000000DE
-:0466B90000000000DD
-:0466BA0000000000DC
-:0466BB0000000000DB
-:0466BC0000000000DA
-:0466BD0000000000D9
-:0466BE0000000000D8
-:0466BF0000000000D7
-:0466C00000000000D6
-:0466C10000000000D5
-:0466C20000000000D4
-:0466C30000000000D3
-:0466C40000000000D2
-:0466C50000000000D1
-:0466C60000000000D0
-:0466C70000000000CF
-:0466C80000000000CE
-:0466C90000000000CD
-:0466CA0000000000CC
-:0466CB0000000000CB
-:0466CC0000000000CA
-:0466CD0000000000C9
-:0466CE0000000000C8
-:0466CF0000000000C7
-:0466D00000000000C6
-:0466D10000000000C5
-:0466D20000000000C4
-:0466D30000000000C3
-:0466D40000000000C2
-:0466D50000000000C1
-:0466D60000000000C0
-:0466D70000000000BF
-:0466D80000000000BE
-:0466D90000000000BD
-:0466DA0000000000BC
-:0466DB0000000000BB
-:0466DC0000000000BA
-:0466DD0000000000B9
-:0466DE0000000000B8
-:0466DF0000000000B7
-:0466E00000000000B6
-:0466E10000000000B5
-:0466E20000000000B4
-:0466E30000000000B3
-:0466E40000000000B2
-:0466E50000000000B1
-:0466E60000000000B0
-:0466E70000000000AF
-:0466E80000000000AE
-:0466E90000000000AD
-:0466EA0000000000AC
-:0466EB0000000000AB
-:0466EC0000000000AA
-:0466ED0000000000A9
-:0466EE0000000000A8
-:0466EF0000000000A7
-:0466F00000000000A6
-:0466F10000000000A5
-:0466F20000000000A4
-:0466F30000000000A3
-:0466F40000000000A2
-:0466F50000000000A1
-:0466F60000000000A0
-:0466F700000000009F
-:0466F800000000009E
-:0466F900000000009D
-:0466FA00000000009C
-:0466FB00000000009B
-:0466FC00000000009A
-:0466FD000000000099
-:0466FE000000000098
-:0466FF000000000097
-:046700000000000095
-:046701000000000094
-:046702000000000093
-:046703000000000092
-:046704000000000091
-:046705000000000090
-:04670600000000008F
-:04670700000000008E
-:04670800000000008D
-:04670900000000008C
-:04670A00000000008B
-:04670B00000000008A
-:04670C000000000089
-:04670D000000000088
-:04670E000000000087
-:04670F000000000086
-:046710000000000085
-:046711000000000084
-:046712000000000083
-:046713000000000082
-:046714000000000081
-:046715000000000080
-:04671600000000007F
-:04671700000000007E
-:04671800000000007D
-:04671900000000007C
-:04671A00000000007B
-:04671B00000000007A
-:04671C000000000079
-:04671D000000000078
-:04671E000000000077
-:04671F000000000076
-:046720000000000075
-:046721000000000074
-:046722000000000073
-:046723000000000072
-:046724000000000071
-:046725000000000070
-:04672600000000006F
-:04672700000000006E
-:04672800000000006D
-:04672900000000006C
-:04672A00000000006B
-:04672B00000000006A
-:04672C000000000069
-:04672D000000000068
-:04672E000000000067
-:04672F000000000066
-:046730000000000065
-:046731000000000064
-:046732000000000063
-:046733000000000062
-:046734000000000061
-:046735000000000060
-:04673600000000005F
-:04673700000000005E
-:04673800000000005D
-:04673900000000005C
-:04673A00000000005B
-:04673B00000000005A
-:04673C000000000059
-:04673D000000000058
-:04673E000000000057
-:04673F000000000056
-:046740000000000055
-:046741000000000054
-:046742000000000053
-:046743000000000052
-:046744000000000051
-:046745000000000050
-:04674600000000004F
-:04674700000000004E
-:04674800000000004D
-:04674900000000004C
-:04674A00000000004B
-:04674B00000000004A
-:04674C000000000049
-:04674D000000000048
-:04674E000000000047
-:04674F000000000046
-:046750000000000045
-:046751000000000044
-:046752000000000043
-:046753000000000042
-:046754000000000041
-:046755000000000040
-:04675600000000003F
-:04675700000000003E
-:04675800000000003D
-:04675900000000003C
-:04675A00000000003B
-:04675B00000000003A
-:04675C000000000039
-:04675D000000000038
-:04675E000000000037
-:04675F000000000036
-:046760000000000035
-:046761000000000034
-:046762000000000033
-:046763000000000032
-:046764000000000031
-:046765000000000030
-:04676600000000002F
-:04676700000000002E
-:04676800000000002D
-:04676900000000002C
-:04676A00000000002B
-:04676B00000000002A
-:04676C000000000029
-:04676D000000000028
-:04676E000000000027
-:04676F000000000026
-:046770000000000025
-:046771000000000024
-:046772000000000023
-:046773000000000022
-:046774000000000021
-:046775000000000020
-:04677600000000001F
-:04677700000000001E
-:04677800000000001D
-:04677900000000001C
-:04677A00000000001B
-:04677B00000000001A
-:04677C000000000019
-:04677D000000000018
-:04677E000000000017
-:04677F000000000016
-:046780000000000015
-:046781000000000014
-:046782000000000013
-:046783000000000012
-:046784000000000011
-:046785000000000010
-:04678600000000000F
-:04678700000000000E
-:04678800000000000D
-:04678900000000000C
-:04678A00000000000B
-:04678B00000000000A
-:04678C000000000009
-:04678D000000000008
-:04678E000000000007
-:04678F000000000006
-:046790000000000005
-:046791000000000004
-:046792000000000003
-:046793000000000002
-:046794000000000001
-:046795000000000000
-:0467960000000000FF
-:0467970000000000FE
-:0467980000000000FD
-:0467990000000000FC
-:04679A0000000000FB
-:04679B0000000000FA
-:04679C0000000000F9
-:04679D0000000000F8
-:04679E0000000000F7
-:04679F0000000000F6
-:0467A00000000000F5
-:0467A10000000000F4
-:0467A20000000000F3
-:0467A30000000000F2
-:0467A40000000000F1
-:0467A50000000000F0
-:0467A60000000000EF
-:0467A70000000000EE
-:0467A80000000000ED
-:0467A90000000000EC
-:0467AA0000000000EB
-:0467AB0000000000EA
-:0467AC0000000000E9
-:0467AD0000000000E8
-:0467AE0000000000E7
-:0467AF0000000000E6
-:0467B00000000000E5
-:0467B10000000000E4
-:0467B20000000000E3
-:0467B30000000000E2
-:0467B40000000000E1
-:0467B50000000000E0
-:0467B60000000000DF
-:0467B70000000000DE
-:0467B80000000000DD
-:0467B90000000000DC
-:0467BA0000000000DB
-:0467BB0000000000DA
-:0467BC0000000000D9
-:0467BD0000000000D8
-:0467BE0000000000D7
-:0467BF0000000000D6
-:0467C00000000000D5
-:0467C10000000000D4
-:0467C20000000000D3
-:0467C30000000000D2
-:0467C40000000000D1
-:0467C50000000000D0
-:0467C60000000000CF
-:0467C70000000000CE
-:0467C80000000000CD
-:0467C90000000000CC
-:0467CA0000000000CB
-:0467CB0000000000CA
-:0467CC0000000000C9
-:0467CD0000000000C8
-:0467CE0000000000C7
-:0467CF0000000000C6
-:0467D00000000000C5
-:0467D10000000000C4
-:0467D20000000000C3
-:0467D30000000000C2
-:0467D40000000000C1
-:0467D50000000000C0
-:0467D60000000000BF
-:0467D70000000000BE
-:0467D80000000000BD
-:0467D90000000000BC
-:0467DA0000000000BB
-:0467DB0000000000BA
-:0467DC0000000000B9
-:0467DD0000000000B8
-:0467DE0000000000B7
-:0467DF0000000000B6
-:0467E00000000000B5
-:0467E10000000000B4
-:0467E20000000000B3
-:0467E30000000000B2
-:0467E40000000000B1
-:0467E50000000000B0
-:0467E60000000000AF
-:0467E70000000000AE
-:0467E80000000000AD
-:0467E90000000000AC
-:0467EA0000000000AB
-:0467EB0000000000AA
-:0467EC0000000000A9
-:0467ED0000000000A8
-:0467EE0000000000A7
-:0467EF0000000000A6
-:0467F00000000000A5
-:0467F10000000000A4
-:0467F20000000000A3
-:0467F30000000000A2
-:0467F40000000000A1
-:0467F50000000000A0
-:0467F600000000009F
-:0467F700000000009E
-:0467F800000000009D
-:0467F900000000009C
-:0467FA00000000009B
-:0467FB00000000009A
-:0467FC000000000099
-:0467FD000000000098
-:0467FE000000000097
-:0467FF000000000096
-:046800000000000094
-:046801000000000093
-:046802000000000092
-:046803000000000091
-:046804000000000090
-:04680500000000008F
-:04680600000000008E
-:04680700000000008D
-:04680800000000008C
-:04680900000000008B
-:04680A00000000008A
-:04680B000000000089
-:04680C000000000088
-:04680D000000000087
-:04680E000000000086
-:04680F000000000085
-:046810000000000084
-:046811000000000083
-:046812000000000082
-:046813000000000081
-:046814000000000080
-:04681500000000007F
-:04681600000000007E
-:04681700000000007D
-:04681800000000007C
-:04681900000000007B
-:04681A00000000007A
-:04681B000000000079
-:04681C000000000078
-:04681D000000000077
-:04681E000000000076
-:04681F000000000075
-:046820000000000074
-:046821000000000073
-:046822000000000072
-:046823000000000071
-:046824000000000070
-:04682500000000006F
-:04682600000000006E
-:04682700000000006D
-:04682800000000006C
-:04682900000000006B
-:04682A00000000006A
-:04682B000000000069
-:04682C000000000068
-:04682D000000000067
-:04682E000000000066
-:04682F000000000065
-:046830000000000064
-:046831000000000063
-:046832000000000062
-:046833000000000061
-:046834000000000060
-:04683500000000005F
-:04683600000000005E
-:04683700000000005D
-:04683800000000005C
-:04683900000000005B
-:04683A00000000005A
-:04683B000000000059
-:04683C000000000058
-:04683D000000000057
-:04683E000000000056
-:04683F000000000055
-:046840000000000054
-:046841000000000053
-:046842000000000052
-:046843000000000051
-:046844000000000050
-:04684500000000004F
-:04684600000000004E
-:04684700000000004D
-:04684800000000004C
-:04684900000000004B
-:04684A00000000004A
-:04684B000000000049
-:04684C000000000048
-:04684D000000000047
-:04684E000000000046
-:04684F000000000045
-:046850000000000044
-:046851000000000043
-:046852000000000042
-:046853000000000041
-:046854000000000040
-:04685500000000003F
-:04685600000000003E
-:04685700000000003D
-:04685800000000003C
-:04685900000000003B
-:04685A00000000003A
-:04685B000000000039
-:04685C000000000038
-:04685D000000000037
-:04685E000000000036
-:04685F000000000035
-:046860000000000034
-:046861000000000033
-:046862000000000032
-:046863000000000031
-:046864000000000030
-:04686500000000002F
-:04686600000000002E
-:04686700000000002D
-:04686800000000002C
-:04686900000000002B
-:04686A00000000002A
-:04686B000000000029
-:04686C000000000028
-:04686D000000000027
-:04686E000000000026
-:04686F000000000025
-:046870000000000024
-:046871000000000023
-:046872000000000022
-:046873000000000021
-:046874000000000020
-:04687500000000001F
-:04687600000000001E
-:04687700000000001D
-:04687800000000001C
-:04687900000000001B
-:04687A00000000001A
-:04687B000000000019
-:04687C000000000018
-:04687D000000000017
-:04687E000000000016
-:04687F000000000015
-:046880000000000014
-:046881000000000013
-:046882000000000012
-:046883000000000011
-:046884000000000010
-:04688500000000000F
-:04688600000000000E
-:04688700000000000D
-:04688800000000000C
-:04688900000000000B
-:04688A00000000000A
-:04688B000000000009
-:04688C000000000008
-:04688D000000000007
-:04688E000000000006
-:04688F000000000005
-:046890000000000004
-:046891000000000003
-:046892000000000002
-:046893000000000001
-:046894000000000000
-:0468950000000000FF
-:0468960000000000FE
-:0468970000000000FD
-:0468980000000000FC
-:0468990000000000FB
-:04689A0000000000FA
-:04689B0000000000F9
-:04689C0000000000F8
-:04689D0000000000F7
-:04689E0000000000F6
-:04689F0000000000F5
-:0468A00000000000F4
-:0468A10000000000F3
-:0468A20000000000F2
-:0468A30000000000F1
-:0468A40000000000F0
-:0468A50000000000EF
-:0468A60000000000EE
-:0468A70000000000ED
-:0468A80000000000EC
-:0468A90000000000EB
-:0468AA0000000000EA
-:0468AB0000000000E9
-:0468AC0000000000E8
-:0468AD0000000000E7
-:0468AE0000000000E6
-:0468AF0000000000E5
-:0468B00000000000E4
-:0468B10000000000E3
-:0468B20000000000E2
-:0468B30000000000E1
-:0468B40000000000E0
-:0468B50000000000DF
-:0468B60000000000DE
-:0468B70000000000DD
-:0468B80000000000DC
-:0468B90000000000DB
-:0468BA0000000000DA
-:0468BB0000000000D9
-:0468BC0000000000D8
-:0468BD0000000000D7
-:0468BE0000000000D6
-:0468BF0000000000D5
-:0468C00000000000D4
-:0468C10000000000D3
-:0468C20000000000D2
-:0468C30000000000D1
-:0468C40000000000D0
-:0468C50000000000CF
-:0468C60000000000CE
-:0468C70000000000CD
-:0468C80000000000CC
-:0468C90000000000CB
-:0468CA0000000000CA
-:0468CB0000000000C9
-:0468CC0000000000C8
-:0468CD0000000000C7
-:0468CE0000000000C6
-:0468CF0000000000C5
-:0468D00000000000C4
-:0468D10000000000C3
-:0468D20000000000C2
-:0468D30000000000C1
-:0468D40000000000C0
-:0468D50000000000BF
-:0468D60000000000BE
-:0468D70000000000BD
-:0468D80000000000BC
-:0468D90000000000BB
-:0468DA0000000000BA
-:0468DB0000000000B9
-:0468DC0000000000B8
-:0468DD0000000000B7
-:0468DE0000000000B6
-:0468DF0000000000B5
-:0468E00000000000B4
-:0468E10000000000B3
-:0468E20000000000B2
-:0468E30000000000B1
-:0468E40000000000B0
-:0468E50000000000AF
-:0468E60000000000AE
-:0468E70000000000AD
-:0468E80000000000AC
-:0468E90000000000AB
-:0468EA0000000000AA
-:0468EB0000000000A9
-:0468EC0000000000A8
-:0468ED0000000000A7
-:0468EE0000000000A6
-:0468EF0000000000A5
-:0468F00000000000A4
-:0468F10000000000A3
-:0468F20000000000A2
-:0468F30000000000A1
-:0468F40000000000A0
-:0468F500000000009F
-:0468F600000000009E
-:0468F700000000009D
-:0468F800000000009C
-:0468F900000000009B
-:0468FA00000000009A
-:0468FB000000000099
-:0468FC000000000098
-:0468FD000000000097
-:0468FE000000000096
-:0468FF000000000095
-:046900000000000093
-:046901000000000092
-:046902000000000091
-:046903000000000090
-:04690400000000008F
-:04690500000000008E
-:04690600000000008D
-:04690700000000008C
-:04690800000000008B
-:04690900000000008A
-:04690A000000000089
-:04690B000000000088
-:04690C000000000087
-:04690D000000000086
-:04690E000000000085
-:04690F000000000084
-:046910000000000083
-:046911000000000082
-:046912000000000081
-:046913000000000080
-:04691400000000007F
-:04691500000000007E
-:04691600000000007D
-:04691700000000007C
-:04691800000000007B
-:04691900000000007A
-:04691A000000000079
-:04691B000000000078
-:04691C000000000077
-:04691D000000000076
-:04691E000000000075
-:04691F000000000074
-:046920000000000073
-:046921000000000072
-:046922000000000071
-:046923000000000070
-:04692400000000006F
-:04692500000000006E
-:04692600000000006D
-:04692700000000006C
-:04692800000000006B
-:04692900000000006A
-:04692A000000000069
-:04692B000000000068
-:04692C000000000067
-:04692D000000000066
-:04692E000000000065
-:04692F000000000064
-:046930000000000063
-:046931000000000062
-:046932000000000061
-:046933000000000060
-:04693400000000005F
-:04693500000000005E
-:04693600000000005D
-:04693700000000005C
-:04693800000000005B
-:04693900000000005A
-:04693A000000000059
-:04693B000000000058
-:04693C000000000057
-:04693D000000000056
-:04693E000000000055
-:04693F000000000054
-:046940000000000053
-:046941000000000052
-:046942000000000051
-:046943000000000050
-:04694400000000004F
-:04694500000000004E
-:04694600000000004D
-:04694700000000004C
-:04694800000000004B
-:04694900000000004A
-:04694A000000000049
-:04694B000000000048
-:04694C000000000047
-:04694D000000000046
-:04694E000000000045
-:04694F000000000044
-:046950000000000043
-:046951000000000042
-:046952000000000041
-:046953000000000040
-:04695400000000003F
-:04695500000000003E
-:04695600000000003D
-:04695700000000003C
-:04695800000000003B
-:04695900000000003A
-:04695A000000000039
-:04695B000000000038
-:04695C000000000037
-:04695D000000000036
-:04695E000000000035
-:04695F000000000034
-:046960000000000033
-:046961000000000032
-:046962000000000031
-:046963000000000030
-:04696400000000002F
-:04696500000000002E
-:04696600000000002D
-:04696700000000002C
-:04696800000000002B
-:04696900000000002A
-:04696A000000000029
-:04696B000000000028
-:04696C000000000027
-:04696D000000000026
-:04696E000000000025
-:04696F000000000024
-:046970000000000023
-:046971000000000022
-:046972000000000021
-:046973000000000020
-:04697400000000001F
-:04697500000000001E
-:04697600000000001D
-:04697700000000001C
-:04697800000000001B
-:04697900000000001A
-:04697A000000000019
-:04697B000000000018
-:04697C000000000017
-:04697D000000000016
-:04697E000000000015
-:04697F000000000014
-:046980000000000013
-:046981000000000012
-:046982000000000011
-:046983000000000010
-:04698400000000000F
-:04698500000000000E
-:04698600000000000D
-:04698700000000000C
-:04698800000000000B
-:04698900000000000A
-:04698A000000000009
-:04698B000000000008
-:04698C000000000007
-:04698D000000000006
-:04698E000000000005
-:04698F000000000004
-:046990000000000003
-:046991000000000002
-:046992000000000001
-:046993000000000000
-:0469940000000000FF
-:0469950000000000FE
-:0469960000000000FD
-:0469970000000000FC
-:0469980000000000FB
-:0469990000000000FA
-:04699A0000000000F9
-:04699B0000000000F8
-:04699C0000000000F7
-:04699D0000000000F6
-:04699E0000000000F5
-:04699F0000000000F4
-:0469A00000000000F3
-:0469A10000000000F2
-:0469A20000000000F1
-:0469A30000000000F0
-:0469A40000000000EF
-:0469A50000000000EE
-:0469A60000000000ED
-:0469A70000000000EC
-:0469A80000000000EB
-:0469A90000000000EA
-:0469AA0000000000E9
-:0469AB0000000000E8
-:0469AC0000000000E7
-:0469AD0000000000E6
-:0469AE0000000000E5
-:0469AF0000000000E4
-:0469B00000000000E3
-:0469B10000000000E2
-:0469B20000000000E1
-:0469B30000000000E0
-:0469B40000000000DF
-:0469B50000000000DE
-:0469B60000000000DD
-:0469B70000000000DC
-:0469B80000000000DB
-:0469B90000000000DA
-:0469BA0000000000D9
-:0469BB0000000000D8
-:0469BC0000000000D7
-:0469BD0000000000D6
-:0469BE0000000000D5
-:0469BF0000000000D4
-:0469C00000000000D3
-:0469C10000000000D2
-:0469C20000000000D1
-:0469C30000000000D0
-:0469C40000000000CF
-:0469C50000000000CE
-:0469C60000000000CD
-:0469C70000000000CC
-:0469C80000000000CB
-:0469C90000000000CA
-:0469CA0000000000C9
-:0469CB0000000000C8
-:0469CC0000000000C7
-:0469CD0000000000C6
-:0469CE0000000000C5
-:0469CF0000000000C4
-:0469D00000000000C3
-:0469D10000000000C2
-:0469D20000000000C1
-:0469D30000000000C0
-:0469D40000000000BF
-:0469D50000000000BE
-:0469D60000000000BD
-:0469D70000000000BC
-:0469D80000000000BB
-:0469D90000000000BA
-:0469DA0000000000B9
-:0469DB0000000000B8
-:0469DC0000000000B7
-:0469DD0000000000B6
-:0469DE0000000000B5
-:0469DF0000000000B4
-:0469E00000000000B3
-:0469E10000000000B2
-:0469E20000000000B1
-:0469E30000000000B0
-:0469E40000000000AF
-:0469E50000000000AE
-:0469E60000000000AD
-:0469E70000000000AC
-:0469E80000000000AB
-:0469E90000000000AA
-:0469EA0000000000A9
-:0469EB0000000000A8
-:0469EC0000000000A7
-:0469ED0000000000A6
-:0469EE0000000000A5
-:0469EF0000000000A4
-:0469F00000000000A3
-:0469F10000000000A2
-:0469F20000000000A1
-:0469F30000000000A0
-:0469F400000000009F
-:0469F500000000009E
-:0469F600000000009D
-:0469F700000000009C
-:0469F800000000009B
-:0469F900000000009A
-:0469FA000000000099
-:0469FB000000000098
-:0469FC000000000097
-:0469FD000000000096
-:0469FE000000000095
-:0469FF000000000094
-:046A00000000000092
-:046A01000000000091
-:046A02000000000090
-:046A0300000000008F
-:046A0400000000008E
-:046A0500000000008D
-:046A0600000000008C
-:046A0700000000008B
-:046A0800000000008A
-:046A09000000000089
-:046A0A000000000088
-:046A0B000000000087
-:046A0C000000000086
-:046A0D000000000085
-:046A0E000000000084
-:046A0F000000000083
-:046A10000000000082
-:046A11000000000081
-:046A12000000000080
-:046A1300000000007F
-:046A1400000000007E
-:046A1500000000007D
-:046A1600000000007C
-:046A1700000000007B
-:046A1800000000007A
-:046A19000000000079
-:046A1A000000000078
-:046A1B000000000077
-:046A1C000000000076
-:046A1D000000000075
-:046A1E000000000074
-:046A1F000000000073
-:046A20000000000072
-:046A21000000000071
-:046A22000000000070
-:046A2300000000006F
-:046A2400000000006E
-:046A2500000000006D
-:046A2600000000006C
-:046A2700000000006B
-:046A2800000000006A
-:046A29000000000069
-:046A2A000000000068
-:046A2B000000000067
-:046A2C000000000066
-:046A2D000000000065
-:046A2E000000000064
-:046A2F000000000063
-:046A30000000000062
-:046A31000000000061
-:046A32000000000060
-:046A3300000000005F
-:046A3400000000005E
-:046A3500000000005D
-:046A3600000000005C
-:046A3700000000005B
-:046A3800000000005A
-:046A39000000000059
-:046A3A000000000058
-:046A3B000000000057
-:046A3C000000000056
-:046A3D000000000055
-:046A3E000000000054
-:046A3F000000000053
-:046A40000000000052
-:046A41000000000051
-:046A42000000000050
-:046A4300000000004F
-:046A4400000000004E
-:046A4500000000004D
-:046A4600000000004C
-:046A4700000000004B
-:046A4800000000004A
-:046A49000000000049
-:046A4A000000000048
-:046A4B000000000047
-:046A4C000000000046
-:046A4D000000000045
-:046A4E000000000044
-:046A4F000000000043
-:046A50000000000042
-:046A51000000000041
-:046A52000000000040
-:046A5300000000003F
-:046A5400000000003E
-:046A5500000000003D
-:046A5600000000003C
-:046A5700000000003B
-:046A5800000000003A
-:046A59000000000039
-:046A5A000000000038
-:046A5B000000000037
-:046A5C000000000036
-:046A5D000000000035
-:046A5E000000000034
-:046A5F000000000033
-:046A60000000000032
-:046A61000000000031
-:046A62000000000030
-:046A6300000000002F
-:046A6400000000002E
-:046A6500000000002D
-:046A6600000000002C
-:046A6700000000002B
-:046A6800000000002A
-:046A69000000000029
-:046A6A000000000028
-:046A6B000000000027
-:046A6C000000000026
-:046A6D000000000025
-:046A6E000000000024
-:046A6F000000000023
-:046A70000000000022
-:046A71000000000021
-:046A72000000000020
-:046A7300000000001F
-:046A7400000000001E
-:046A7500000000001D
-:046A7600000000001C
-:046A7700000000001B
-:046A7800000000001A
-:046A79000000000019
-:046A7A000000000018
-:046A7B000000000017
-:046A7C000000000016
-:046A7D000000000015
-:046A7E000000000014
-:046A7F000000000013
-:046A80000000000012
-:046A81000000000011
-:046A82000000000010
-:046A8300000000000F
-:046A8400000000000E
-:046A8500000000000D
-:046A8600000000000C
-:046A8700000000000B
-:046A8800000000000A
-:046A89000000000009
-:046A8A000000000008
-:046A8B000000000007
-:046A8C000000000006
-:046A8D000000000005
-:046A8E000000000004
-:046A8F000000000003
-:046A90000000000002
-:046A91000000000001
-:046A92000000000000
-:046A930000000000FF
-:046A940000000000FE
-:046A950000000000FD
-:046A960000000000FC
-:046A970000000000FB
-:046A980000000000FA
-:046A990000000000F9
-:046A9A0000000000F8
-:046A9B0000000000F7
-:046A9C0000000000F6
-:046A9D0000000000F5
-:046A9E0000000000F4
-:046A9F0000000000F3
-:046AA00000000000F2
-:046AA10000000000F1
-:046AA20000000000F0
-:046AA30000000000EF
-:046AA40000000000EE
-:046AA50000000000ED
-:046AA60000000000EC
-:046AA70000000000EB
-:046AA80000000000EA
-:046AA90000000000E9
-:046AAA0000000000E8
-:046AAB0000000000E7
-:046AAC0000000000E6
-:046AAD0000000000E5
-:046AAE0000000000E4
-:046AAF0000000000E3
-:046AB00000000000E2
-:046AB10000000000E1
-:046AB20000000000E0
-:046AB30000000000DF
-:046AB40000000000DE
-:046AB50000000000DD
-:046AB60000000000DC
-:046AB70000000000DB
-:046AB80000000000DA
-:046AB90000000000D9
-:046ABA0000000000D8
-:046ABB0000000000D7
-:046ABC0000000000D6
-:046ABD0000000000D5
-:046ABE0000000000D4
-:046ABF0000000000D3
-:046AC00000000000D2
-:046AC10000000000D1
-:046AC20000000000D0
-:046AC30000000000CF
-:046AC40000000000CE
-:046AC50000000000CD
-:046AC60000000000CC
-:046AC70000000000CB
-:046AC80000000000CA
-:046AC90000000000C9
-:046ACA0000000000C8
-:046ACB0000000000C7
-:046ACC0000000000C6
-:046ACD0000000000C5
-:046ACE0000000000C4
-:046ACF0000000000C3
-:046AD00000000000C2
-:046AD10000000000C1
-:046AD20000000000C0
-:046AD30000000000BF
-:046AD40000000000BE
-:046AD50000000000BD
-:046AD60000000000BC
-:046AD70000000000BB
-:046AD80000000000BA
-:046AD90000000000B9
-:046ADA0000000000B8
-:046ADB0000000000B7
-:046ADC0000000000B6
-:046ADD0000000000B5
-:046ADE0000000000B4
-:046ADF0000000000B3
-:046AE00000000000B2
-:046AE10000000000B1
-:046AE20000000000B0
-:046AE30000000000AF
-:046AE40000000000AE
-:046AE50000000000AD
-:046AE60000000000AC
-:046AE70000000000AB
-:046AE80000000000AA
-:046AE90000000000A9
-:046AEA0000000000A8
-:046AEB0000000000A7
-:046AEC0000000000A6
-:046AED0000000000A5
-:046AEE0000000000A4
-:046AEF0000000000A3
-:046AF00000000000A2
-:046AF10000000000A1
-:046AF20000000000A0
-:046AF300000000009F
-:046AF400000000009E
-:046AF500000000009D
-:046AF600000000009C
-:046AF700000000009B
-:046AF800000000009A
-:046AF9000000000099
-:046AFA000000000098
-:046AFB000000000097
-:046AFC000000000096
-:046AFD000000000095
-:046AFE000000000094
-:046AFF000000000093
-:046B00000000000091
-:046B01000000000090
-:046B0200000000008F
-:046B0300000000008E
-:046B0400000000008D
-:046B0500000000008C
-:046B0600000000008B
-:046B0700000000008A
-:046B08000000000089
-:046B09000000000088
-:046B0A000000000087
-:046B0B000000000086
-:046B0C000000000085
-:046B0D000000000084
-:046B0E000000000083
-:046B0F000000000082
-:046B10000000000081
-:046B11000000000080
-:046B1200000000007F
-:046B1300000000007E
-:046B1400000000007D
-:046B1500000000007C
-:046B1600000000007B
-:046B1700000000007A
-:046B18000000000079
-:046B19000000000078
-:046B1A000000000077
-:046B1B000000000076
-:046B1C000000000075
-:046B1D000000000074
-:046B1E000000000073
-:046B1F000000000072
-:046B20000000000071
-:046B21000000000070
-:046B2200000000006F
-:046B2300000000006E
-:046B2400000000006D
-:046B2500000000006C
-:046B2600000000006B
-:046B2700000000006A
-:046B28000000000069
-:046B29000000000068
-:046B2A000000000067
-:046B2B000000000066
-:046B2C000000000065
-:046B2D000000000064
-:046B2E000000000063
-:046B2F000000000062
-:046B30000000000061
-:046B31000000000060
-:046B3200000000005F
-:046B3300000000005E
-:046B3400000000005D
-:046B3500000000005C
-:046B3600000000005B
-:046B3700000000005A
-:046B38000000000059
-:046B39000000000058
-:046B3A000000000057
-:046B3B000000000056
-:046B3C000000000055
-:046B3D000000000054
-:046B3E000000000053
-:046B3F000000000052
-:046B40000000000051
-:046B41000000000050
-:046B4200000000004F
-:046B4300000000004E
-:046B4400000000004D
-:046B4500000000004C
-:046B4600000000004B
-:046B4700000000004A
-:046B48000000000049
-:046B49000000000048
-:046B4A000000000047
-:046B4B000000000046
-:046B4C000000000045
-:046B4D000000000044
-:046B4E000000000043
-:046B4F000000000042
-:046B50000000000041
-:046B51000000000040
-:046B5200000000003F
-:046B5300000000003E
-:046B5400000000003D
-:046B5500000000003C
-:046B5600000000003B
-:046B5700000000003A
-:046B58000000000039
-:046B59000000000038
-:046B5A000000000037
-:046B5B000000000036
-:046B5C000000000035
-:046B5D000000000034
-:046B5E000000000033
-:046B5F000000000032
-:046B60000000000031
-:046B61000000000030
-:046B6200000000002F
-:046B6300000000002E
-:046B6400000000002D
-:046B6500000000002C
-:046B6600000000002B
-:046B6700000000002A
-:046B68000000000029
-:046B69000000000028
-:046B6A000000000027
-:046B6B000000000026
-:046B6C000000000025
-:046B6D000000000024
-:046B6E000000000023
-:046B6F000000000022
-:046B70000000000021
-:046B71000000000020
-:046B7200000000001F
-:046B7300000000001E
-:046B7400000000001D
-:046B7500000000001C
-:046B7600000000001B
-:046B7700000000001A
-:046B78000000000019
-:046B79000000000018
-:046B7A000000000017
-:046B7B000000000016
-:046B7C000000000015
-:046B7D000000000014
-:046B7E000000000013
-:046B7F000000000012
-:046B80000000000011
-:046B81000000000010
-:046B8200000000000F
-:046B8300000000000E
-:046B8400000000000D
-:046B8500000000000C
-:046B8600000000000B
-:046B8700000000000A
-:046B88000000000009
-:046B89000000000008
-:046B8A000000000007
-:046B8B000000000006
-:046B8C000000000005
-:046B8D000000000004
-:046B8E000000000003
-:046B8F000000000002
-:046B90000000000001
-:046B91000000000000
-:046B920000000000FF
-:046B930000000000FE
-:046B940000000000FD
-:046B950000000000FC
-:046B960000000000FB
-:046B970000000000FA
-:046B980000000000F9
-:046B990000000000F8
-:046B9A0000000000F7
-:046B9B0000000000F6
-:046B9C0000000000F5
-:046B9D0000000000F4
-:046B9E0000000000F3
-:046B9F0000000000F2
-:046BA00000000000F1
-:046BA10000000000F0
-:046BA20000000000EF
-:046BA30000000000EE
-:046BA40000000000ED
-:046BA50000000000EC
-:046BA60000000000EB
-:046BA70000000000EA
-:046BA80000000000E9
-:046BA90000000000E8
-:046BAA0000000000E7
-:046BAB0000000000E6
-:046BAC0000000000E5
-:046BAD0000000000E4
-:046BAE0000000000E3
-:046BAF0000000000E2
-:046BB00000000000E1
-:046BB10000000000E0
-:046BB20000000000DF
-:046BB30000000000DE
-:046BB40000000000DD
-:046BB50000000000DC
-:046BB60000000000DB
-:046BB70000000000DA
-:046BB80000000000D9
-:046BB90000000000D8
-:046BBA0000000000D7
-:046BBB0000000000D6
-:046BBC0000000000D5
-:046BBD0000000000D4
-:046BBE0000000000D3
-:046BBF0000000000D2
-:046BC00000000000D1
-:046BC10000000000D0
-:046BC20000000000CF
-:046BC30000000000CE
-:046BC40000000000CD
-:046BC50000000000CC
-:046BC60000000000CB
-:046BC70000000000CA
-:046BC80000000000C9
-:046BC90000000000C8
-:046BCA0000000000C7
-:046BCB0000000000C6
-:046BCC0000000000C5
-:046BCD0000000000C4
-:046BCE0000000000C3
-:046BCF0000000000C2
-:046BD00000000000C1
-:046BD10000000000C0
-:046BD20000000000BF
-:046BD30000000000BE
-:046BD40000000000BD
-:046BD50000000000BC
-:046BD60000000000BB
-:046BD70000000000BA
-:046BD80000000000B9
-:046BD90000000000B8
-:046BDA0000000000B7
-:046BDB0000000000B6
-:046BDC0000000000B5
-:046BDD0000000000B4
-:046BDE0000000000B3
-:046BDF0000000000B2
-:046BE00000000000B1
-:046BE10000000000B0
-:046BE20000000000AF
-:046BE30000000000AE
-:046BE40000000000AD
-:046BE50000000000AC
-:046BE60000000000AB
-:046BE70000000000AA
-:046BE80000000000A9
-:046BE90000000000A8
-:046BEA0000000000A7
-:046BEB0000000000A6
-:046BEC0000000000A5
-:046BED0000000000A4
-:046BEE0000000000A3
-:046BEF0000000000A2
-:046BF00000000000A1
-:046BF10000000000A0
-:046BF200000000009F
-:046BF300000000009E
-:046BF400000000009D
-:046BF500000000009C
-:046BF600000000009B
-:046BF700000000009A
-:046BF8000000000099
-:046BF9000000000098
-:046BFA000000000097
-:046BFB000000000096
-:046BFC000000000095
-:046BFD000000000094
-:046BFE000000000093
-:046BFF000000000092
-:046C00000000000090
-:046C0100000000008F
-:046C0200000000008E
-:046C0300000000008D
-:046C0400000000008C
-:046C0500000000008B
-:046C0600000000008A
-:046C07000000000089
-:046C08000000000088
-:046C09000000000087
-:046C0A000000000086
-:046C0B000000000085
-:046C0C000000000084
-:046C0D000000000083
-:046C0E000000000082
-:046C0F000000000081
-:046C10000000000080
-:046C1100000000007F
-:046C1200000000007E
-:046C1300000000007D
-:046C1400000000007C
-:046C1500000000007B
-:046C1600000000007A
-:046C17000000000079
-:046C18000000000078
-:046C19000000000077
-:046C1A000000000076
-:046C1B000000000075
-:046C1C000000000074
-:046C1D000000000073
-:046C1E000000000072
-:046C1F000000000071
-:046C20000000000070
-:046C2100000000006F
-:046C2200000000006E
-:046C2300000000006D
-:046C2400000000006C
-:046C2500000000006B
-:046C2600000000006A
-:046C27000000000069
-:046C28000000000068
-:046C29000000000067
-:046C2A000000000066
-:046C2B000000000065
-:046C2C000000000064
-:046C2D000000000063
-:046C2E000000000062
-:046C2F000000000061
-:046C30000000000060
-:046C3100000000005F
-:046C3200000000005E
-:046C3300000000005D
-:046C3400000000005C
-:046C3500000000005B
-:046C3600000000005A
-:046C37000000000059
-:046C38000000000058
-:046C39000000000057
-:046C3A000000000056
-:046C3B000000000055
-:046C3C000000000054
-:046C3D000000000053
-:046C3E000000000052
-:046C3F000000000051
-:046C40000000000050
-:046C4100000000004F
-:046C4200000000004E
-:046C4300000000004D
-:046C4400000000004C
-:046C4500000000004B
-:046C4600000000004A
-:046C47000000000049
-:046C48000000000048
-:046C49000000000047
-:046C4A000000000046
-:046C4B000000000045
-:046C4C000000000044
-:046C4D000000000043
-:046C4E000000000042
-:046C4F000000000041
-:046C50000000000040
-:046C5100000000003F
-:046C5200000000003E
-:046C5300000000003D
-:046C5400000000003C
-:046C5500000000003B
-:046C5600000000003A
-:046C57000000000039
-:046C58000000000038
-:046C59000000000037
-:046C5A000000000036
-:046C5B000000000035
-:046C5C000000000034
-:046C5D000000000033
-:046C5E000000000032
-:046C5F000000000031
-:046C60000000000030
-:046C6100000000002F
-:046C6200000000002E
-:046C6300000000002D
-:046C6400000000002C
-:046C6500000000002B
-:046C6600000000002A
-:046C67000000000029
-:046C68000000000028
-:046C69000000000027
-:046C6A000000000026
-:046C6B000000000025
-:046C6C000000000024
-:046C6D000000000023
-:046C6E000000000022
-:046C6F000000000021
-:046C70000000000020
-:046C7100000000001F
-:046C7200000000001E
-:046C7300000000001D
-:046C7400000000001C
-:046C7500000000001B
-:046C7600000000001A
-:046C77000000000019
-:046C78000000000018
-:046C79000000000017
-:046C7A000000000016
-:046C7B000000000015
-:046C7C000000000014
-:046C7D000000000013
-:046C7E000000000012
-:046C7F000000000011
-:046C80000000000010
-:046C8100000000000F
-:046C8200000000000E
-:046C8300000000000D
-:046C8400000000000C
-:046C8500000000000B
-:046C8600000000000A
-:046C87000000000009
-:046C88000000000008
-:046C89000000000007
-:046C8A000000000006
-:046C8B000000000005
-:046C8C000000000004
-:046C8D000000000003
-:046C8E000000000002
-:046C8F000000000001
-:046C90000000000000
-:046C910000000000FF
-:046C920000000000FE
-:046C930000000000FD
-:046C940000000000FC
-:046C950000000000FB
-:046C960000000000FA
-:046C970000000000F9
-:046C980000000000F8
-:046C990000000000F7
-:046C9A0000000000F6
-:046C9B0000000000F5
-:046C9C0000000000F4
-:046C9D0000000000F3
-:046C9E0000000000F2
-:046C9F0000000000F1
-:046CA00000000000F0
-:046CA10000000000EF
-:046CA20000000000EE
-:046CA30000000000ED
-:046CA40000000000EC
-:046CA50000000000EB
-:046CA60000000000EA
-:046CA70000000000E9
-:046CA80000000000E8
-:046CA90000000000E7
-:046CAA0000000000E6
-:046CAB0000000000E5
-:046CAC0000000000E4
-:046CAD0000000000E3
-:046CAE0000000000E2
-:046CAF0000000000E1
-:046CB00000000000E0
-:046CB10000000000DF
-:046CB20000000000DE
-:046CB30000000000DD
-:046CB40000000000DC
-:046CB50000000000DB
-:046CB60000000000DA
-:046CB70000000000D9
-:046CB80000000000D8
-:046CB90000000000D7
-:046CBA0000000000D6
-:046CBB0000000000D5
-:046CBC0000000000D4
-:046CBD0000000000D3
-:046CBE0000000000D2
-:046CBF0000000000D1
-:046CC00000000000D0
-:046CC10000000000CF
-:046CC20000000000CE
-:046CC30000000000CD
-:046CC40000000000CC
-:046CC50000000000CB
-:046CC60000000000CA
-:046CC70000000000C9
-:046CC80000000000C8
-:046CC90000000000C7
-:046CCA0000000000C6
-:046CCB0000000000C5
-:046CCC0000000000C4
-:046CCD0000000000C3
-:046CCE0000000000C2
-:046CCF0000000000C1
-:046CD00000000000C0
-:046CD10000000000BF
-:046CD20000000000BE
-:046CD30000000000BD
-:046CD40000000000BC
-:046CD50000000000BB
-:046CD60000000000BA
-:046CD70000000000B9
-:046CD80000000000B8
-:046CD90000000000B7
-:046CDA0000000000B6
-:046CDB0000000000B5
-:046CDC0000000000B4
-:046CDD0000000000B3
-:046CDE0000000000B2
-:046CDF0000000000B1
-:046CE00000000000B0
-:046CE10000000000AF
-:046CE20000000000AE
-:046CE30000000000AD
-:046CE40000000000AC
-:046CE50000000000AB
-:046CE60000000000AA
-:046CE70000000000A9
-:046CE80000000000A8
-:046CE90000000000A7
-:046CEA0000000000A6
-:046CEB0000000000A5
-:046CEC0000000000A4
-:046CED0000000000A3
-:046CEE0000000000A2
-:046CEF0000000000A1
-:046CF00000000000A0
-:046CF100000000009F
-:046CF200000000009E
-:046CF300000000009D
-:046CF400000000009C
-:046CF500000000009B
-:046CF600000000009A
-:046CF7000000000099
-:046CF8000000000098
-:046CF9000000000097
-:046CFA000000000096
-:046CFB000000000095
-:046CFC000000000094
-:046CFD000000000093
-:046CFE000000000092
-:046CFF000000000091
-:046D0000000000008F
-:046D0100000000008E
-:046D0200000000008D
-:046D0300000000008C
-:046D0400000000008B
-:046D0500000000008A
-:046D06000000000089
-:046D07000000000088
-:046D08000000000087
-:046D09000000000086
-:046D0A000000000085
-:046D0B000000000084
-:046D0C000000000083
-:046D0D000000000082
-:046D0E000000000081
-:046D0F000000000080
-:046D1000000000007F
-:046D1100000000007E
-:046D1200000000007D
-:046D1300000000007C
-:046D1400000000007B
-:046D1500000000007A
-:046D16000000000079
-:046D17000000000078
-:046D18000000000077
-:046D19000000000076
-:046D1A000000000075
-:046D1B000000000074
-:046D1C000000000073
-:046D1D000000000072
-:046D1E000000000071
-:046D1F000000000070
-:046D2000000000006F
-:046D2100000000006E
-:046D2200000000006D
-:046D2300000000006C
-:046D2400000000006B
-:046D2500000000006A
-:046D26000000000069
-:046D27000000000068
-:046D28000000000067
-:046D29000000000066
-:046D2A000000000065
-:046D2B000000000064
-:046D2C000000000063
-:046D2D000000000062
-:046D2E000000000061
-:046D2F000000000060
-:046D3000000000005F
-:046D3100000000005E
-:046D3200000000005D
-:046D3300000000005C
-:046D3400000000005B
-:046D3500000000005A
-:046D36000000000059
-:046D37000000000058
-:046D38000000000057
-:046D39000000000056
-:046D3A000000000055
-:046D3B000000000054
-:046D3C000000000053
-:046D3D000000000052
-:046D3E000000000051
-:046D3F000000000050
-:046D4000000000004F
-:046D4100000000004E
-:046D4200000000004D
-:046D4300000000004C
-:046D4400000000004B
-:046D4500000000004A
-:046D46000000000049
-:046D47000000000048
-:046D48000000000047
-:046D49000000000046
-:046D4A000000000045
-:046D4B000000000044
-:046D4C000000000043
-:046D4D000000000042
-:046D4E000000000041
-:046D4F000000000040
-:046D5000000000003F
-:046D5100000000003E
-:046D5200000000003D
-:046D5300000000003C
-:046D5400000000003B
-:046D5500000000003A
-:046D56000000000039
-:046D57000000000038
-:046D58000000000037
-:046D59000000000036
-:046D5A000000000035
-:046D5B000000000034
-:046D5C000000000033
-:046D5D000000000032
-:046D5E000000000031
-:046D5F000000000030
-:046D6000000000002F
-:046D6100000000002E
-:046D6200000000002D
-:046D6300000000002C
-:046D6400000000002B
-:046D6500000000002A
-:046D66000000000029
-:046D67000000000028
-:046D68000000000027
-:046D69000000000026
-:046D6A000000000025
-:046D6B000000000024
-:046D6C000000000023
-:046D6D000000000022
-:046D6E000000000021
-:046D6F000000000020
-:046D7000000000001F
-:046D7100000000001E
-:046D7200000000001D
-:046D7300000000001C
-:046D7400000000001B
-:046D7500000000001A
-:046D76000000000019
-:046D77000000000018
-:046D78000000000017
-:046D79000000000016
-:046D7A000000000015
-:046D7B000000000014
-:046D7C000000000013
-:046D7D000000000012
-:046D7E000000000011
-:046D7F000000000010
-:046D8000000000000F
-:046D8100000000000E
-:046D8200000000000D
-:046D8300000000000C
-:046D8400000000000B
-:046D8500000000000A
-:046D86000000000009
-:046D87000000000008
-:046D88000000000007
-:046D89000000000006
-:046D8A000000000005
-:046D8B000000000004
-:046D8C000000000003
-:046D8D000000000002
-:046D8E000000000001
-:046D8F000000000000
-:046D900000000000FF
-:046D910000000000FE
-:046D920000000000FD
-:046D930000000000FC
-:046D940000000000FB
-:046D950000000000FA
-:046D960000000000F9
-:046D970000000000F8
-:046D980000000000F7
-:046D990000000000F6
-:046D9A0000000000F5
-:046D9B0000000000F4
-:046D9C0000000000F3
-:046D9D0000000000F2
-:046D9E0000000000F1
-:046D9F0000000000F0
-:046DA00000000000EF
-:046DA10000000000EE
-:046DA20000000000ED
-:046DA30000000000EC
-:046DA40000000000EB
-:046DA50000000000EA
-:046DA60000000000E9
-:046DA70000000000E8
-:046DA80000000000E7
-:046DA90000000000E6
-:046DAA0000000000E5
-:046DAB0000000000E4
-:046DAC0000000000E3
-:046DAD0000000000E2
-:046DAE0000000000E1
-:046DAF0000000000E0
-:046DB00000000000DF
-:046DB10000000000DE
-:046DB20000000000DD
-:046DB30000000000DC
-:046DB40000000000DB
-:046DB50000000000DA
-:046DB60000000000D9
-:046DB70000000000D8
-:046DB80000000000D7
-:046DB90000000000D6
-:046DBA0000000000D5
-:046DBB0000000000D4
-:046DBC0000000000D3
-:046DBD0000000000D2
-:046DBE0000000000D1
-:046DBF0000000000D0
-:046DC00000000000CF
-:046DC10000000000CE
-:046DC20000000000CD
-:046DC30000000000CC
-:046DC40000000000CB
-:046DC50000000000CA
-:046DC60000000000C9
-:046DC70000000000C8
-:046DC80000000000C7
-:046DC90000000000C6
-:046DCA0000000000C5
-:046DCB0000000000C4
-:046DCC0000000000C3
-:046DCD0000000000C2
-:046DCE0000000000C1
-:046DCF0000000000C0
-:046DD00000000000BF
-:046DD10000000000BE
-:046DD20000000000BD
-:046DD30000000000BC
-:046DD40000000000BB
-:046DD50000000000BA
-:046DD60000000000B9
-:046DD70000000000B8
-:046DD80000000000B7
-:046DD90000000000B6
-:046DDA0000000000B5
-:046DDB0000000000B4
-:046DDC0000000000B3
-:046DDD0000000000B2
-:046DDE0000000000B1
-:046DDF0000000000B0
-:046DE00000000000AF
-:046DE10000000000AE
-:046DE20000000000AD
-:046DE30000000000AC
-:046DE40000000000AB
-:046DE50000000000AA
-:046DE60000000000A9
-:046DE70000000000A8
-:046DE80000000000A7
-:046DE90000000000A6
-:046DEA0000000000A5
-:046DEB0000000000A4
-:046DEC0000000000A3
-:046DED0000000000A2
-:046DEE0000000000A1
-:046DEF0000000000A0
-:046DF000000000009F
-:046DF100000000009E
-:046DF200000000009D
-:046DF300000000009C
-:046DF400000000009B
-:046DF500000000009A
-:046DF6000000000099
-:046DF7000000000098
-:046DF8000000000097
-:046DF9000000000096
-:046DFA000000000095
-:046DFB000000000094
-:046DFC000000000093
-:046DFD000000000092
-:046DFE000000000091
-:046DFF000000000090
-:046E0000000000008E
-:046E0100000000008D
-:046E0200000000008C
-:046E0300000000008B
-:046E0400000000008A
-:046E05000000000089
-:046E06000000000088
-:046E07000000000087
-:046E08000000000086
-:046E09000000000085
-:046E0A000000000084
-:046E0B000000000083
-:046E0C000000000082
-:046E0D000000000081
-:046E0E000000000080
-:046E0F00000000007F
-:046E1000000000007E
-:046E1100000000007D
-:046E1200000000007C
-:046E1300000000007B
-:046E1400000000007A
-:046E15000000000079
-:046E16000000000078
-:046E17000000000077
-:046E18000000000076
-:046E19000000000075
-:046E1A000000000074
-:046E1B000000000073
-:046E1C000000000072
-:046E1D000000000071
-:046E1E000000000070
-:046E1F00000000006F
-:046E2000000000006E
-:046E2100000000006D
-:046E2200000000006C
-:046E2300000000006B
-:046E2400000000006A
-:046E25000000000069
-:046E26000000000068
-:046E27000000000067
-:046E28000000000066
-:046E29000000000065
-:046E2A000000000064
-:046E2B000000000063
-:046E2C000000000062
-:046E2D000000000061
-:046E2E000000000060
-:046E2F00000000005F
-:046E3000000000005E
-:046E3100000000005D
-:046E3200000000005C
-:046E3300000000005B
-:046E3400000000005A
-:046E35000000000059
-:046E36000000000058
-:046E37000000000057
-:046E38000000000056
-:046E39000000000055
-:046E3A000000000054
-:046E3B000000000053
-:046E3C000000000052
-:046E3D000000000051
-:046E3E000000000050
-:046E3F00000000004F
-:046E4000000000004E
-:046E4100000000004D
-:046E4200000000004C
-:046E4300000000004B
-:046E4400000000004A
-:046E45000000000049
-:046E46000000000048
-:046E47000000000047
-:046E48000000000046
-:046E49000000000045
-:046E4A000000000044
-:046E4B000000000043
-:046E4C000000000042
-:046E4D000000000041
-:046E4E000000000040
-:046E4F00000000003F
-:046E5000000000003E
-:046E5100000000003D
-:046E5200000000003C
-:046E5300000000003B
-:046E5400000000003A
-:046E55000000000039
-:046E56000000000038
-:046E57000000000037
-:046E58000000000036
-:046E59000000000035
-:046E5A000000000034
-:046E5B000000000033
-:046E5C000000000032
-:046E5D000000000031
-:046E5E000000000030
-:046E5F00000000002F
-:046E6000000000002E
-:046E6100000000002D
-:046E6200000000002C
-:046E6300000000002B
-:046E6400000000002A
-:046E65000000000029
-:046E66000000000028
-:046E67000000000027
-:046E68000000000026
-:046E69000000000025
-:046E6A000000000024
-:046E6B000000000023
-:046E6C000000000022
-:046E6D000000000021
-:046E6E000000000020
-:046E6F00000000001F
-:046E7000000000001E
-:046E7100000000001D
-:046E7200000000001C
-:046E7300000000001B
-:046E7400000000001A
-:046E75000000000019
-:046E76000000000018
-:046E77000000000017
-:046E78000000000016
-:046E79000000000015
-:046E7A000000000014
-:046E7B000000000013
-:046E7C000000000012
-:046E7D000000000011
-:046E7E000000000010
-:046E7F00000000000F
-:046E8000000000000E
-:046E8100000000000D
-:046E8200000000000C
-:046E8300000000000B
-:046E8400000000000A
-:046E85000000000009
-:046E86000000000008
-:046E87000000000007
-:046E88000000000006
-:046E89000000000005
-:046E8A000000000004
-:046E8B000000000003
-:046E8C000000000002
-:046E8D000000000001
-:046E8E000000000000
-:046E8F0000000000FF
-:046E900000000000FE
-:046E910000000000FD
-:046E920000000000FC
-:046E930000000000FB
-:046E940000000000FA
-:046E950000000000F9
-:046E960000000000F8
-:046E970000000000F7
-:046E980000000000F6
-:046E990000000000F5
-:046E9A0000000000F4
-:046E9B0000000000F3
-:046E9C0000000000F2
-:046E9D0000000000F1
-:046E9E0000000000F0
-:046E9F0000000000EF
-:046EA00000000000EE
-:046EA10000000000ED
-:046EA20000000000EC
-:046EA30000000000EB
-:046EA40000000000EA
-:046EA50000000000E9
-:046EA60000000000E8
-:046EA70000000000E7
-:046EA80000000000E6
-:046EA90000000000E5
-:046EAA0000000000E4
-:046EAB0000000000E3
-:046EAC0000000000E2
-:046EAD0000000000E1
-:046EAE0000000000E0
-:046EAF0000000000DF
-:046EB00000000000DE
-:046EB10000000000DD
-:046EB20000000000DC
-:046EB30000000000DB
-:046EB40000000000DA
-:046EB50000000000D9
-:046EB60000000000D8
-:046EB70000000000D7
-:046EB80000000000D6
-:046EB90000000000D5
-:046EBA0000000000D4
-:046EBB0000000000D3
-:046EBC0000000000D2
-:046EBD0000000000D1
-:046EBE0000000000D0
-:046EBF0000000000CF
-:046EC00000000000CE
-:046EC10000000000CD
-:046EC20000000000CC
-:046EC30000000000CB
-:046EC40000000000CA
-:046EC50000000000C9
-:046EC60000000000C8
-:046EC70000000000C7
-:046EC80000000000C6
-:046EC90000000000C5
-:046ECA0000000000C4
-:046ECB0000000000C3
-:046ECC0000000000C2
-:046ECD0000000000C1
-:046ECE0000000000C0
-:046ECF0000000000BF
-:046ED00000000000BE
-:046ED10000000000BD
-:046ED20000000000BC
-:046ED30000000000BB
-:046ED40000000000BA
-:046ED50000000000B9
-:046ED60000000000B8
-:046ED70000000000B7
-:046ED80000000000B6
-:046ED90000000000B5
-:046EDA0000000000B4
-:046EDB0000000000B3
-:046EDC0000000000B2
-:046EDD0000000000B1
-:046EDE0000000000B0
-:046EDF0000000000AF
-:046EE00000000000AE
-:046EE10000000000AD
-:046EE20000000000AC
-:046EE30000000000AB
-:046EE40000000000AA
-:046EE50000000000A9
-:046EE60000000000A8
-:046EE70000000000A7
-:046EE80000000000A6
-:046EE90000000000A5
-:046EEA0000000000A4
-:046EEB0000000000A3
-:046EEC0000000000A2
-:046EED0000000000A1
-:046EEE0000000000A0
-:046EEF00000000009F
-:046EF000000000009E
-:046EF100000000009D
-:046EF200000000009C
-:046EF300000000009B
-:046EF400000000009A
-:046EF5000000000099
-:046EF6000000000098
-:046EF7000000000097
-:046EF8000000000096
-:046EF9000000000095
-:046EFA000000000094
-:046EFB000000000093
-:046EFC000000000092
-:046EFD000000000091
-:046EFE000000000090
-:046EFF00000000008F
-:046F0000000000008D
-:046F0100000000008C
-:046F0200000000008B
-:046F0300000000008A
-:046F04000000000089
-:046F05000000000088
-:046F06000000000087
-:046F07000000000086
-:046F08000000000085
-:046F09000000000084
-:046F0A000000000083
-:046F0B000000000082
-:046F0C000000000081
-:046F0D000000000080
-:046F0E00000000007F
-:046F0F00000000007E
-:046F1000000000007D
-:046F1100000000007C
-:046F1200000000007B
-:046F1300000000007A
-:046F14000000000079
-:046F15000000000078
-:046F16000000000077
-:046F17000000000076
-:046F18000000000075
-:046F19000000000074
-:046F1A000000000073
-:046F1B000000000072
-:046F1C000000000071
-:046F1D000000000070
-:046F1E00000000006F
-:046F1F00000000006E
-:046F2000000000006D
-:046F2100000000006C
-:046F2200000000006B
-:046F2300000000006A
-:046F24000000000069
-:046F25000000000068
-:046F26000000000067
-:046F27000000000066
-:046F28000000000065
-:046F29000000000064
-:046F2A000000000063
-:046F2B000000000062
-:046F2C000000000061
-:046F2D000000000060
-:046F2E00000000005F
-:046F2F00000000005E
-:046F3000000000005D
-:046F3100000000005C
-:046F3200000000005B
-:046F3300000000005A
-:046F34000000000059
-:046F35000000000058
-:046F36000000000057
-:046F37000000000056
-:046F38000000000055
-:046F39000000000054
-:046F3A000000000053
-:046F3B000000000052
-:046F3C000000000051
-:046F3D000000000050
-:046F3E00000000004F
-:046F3F00000000004E
-:046F4000000000004D
-:046F4100000000004C
-:046F4200000000004B
-:046F4300000000004A
-:046F44000000000049
-:046F45000000000048
-:046F46000000000047
-:046F47000000000046
-:046F48000000000045
-:046F49000000000044
-:046F4A000000000043
-:046F4B000000000042
-:046F4C000000000041
-:046F4D000000000040
-:046F4E00000000003F
-:046F4F00000000003E
-:046F5000000000003D
-:046F5100000000003C
-:046F5200000000003B
-:046F5300000000003A
-:046F54000000000039
-:046F55000000000038
-:046F56000000000037
-:046F57000000000036
-:046F58000000000035
-:046F59000000000034
-:046F5A000000000033
-:046F5B000000000032
-:046F5C000000000031
-:046F5D000000000030
-:046F5E00000000002F
-:046F5F00000000002E
-:046F6000000000002D
-:046F6100000000002C
-:046F6200000000002B
-:046F6300000000002A
-:046F64000000000029
-:046F65000000000028
-:046F66000000000027
-:046F67000000000026
-:046F68000000000025
-:046F69000000000024
-:046F6A000000000023
-:046F6B000000000022
-:046F6C000000000021
-:046F6D000000000020
-:046F6E00000000001F
-:046F6F00000000001E
-:046F7000000000001D
-:046F7100000000001C
-:046F7200000000001B
-:046F7300000000001A
-:046F74000000000019
-:046F75000000000018
-:046F76000000000017
-:046F77000000000016
-:046F78000000000015
-:046F79000000000014
-:046F7A000000000013
-:046F7B000000000012
-:046F7C000000000011
-:046F7D000000000010
-:046F7E00000000000F
-:046F7F00000000000E
-:046F8000000000000D
-:046F8100000000000C
-:046F8200000000000B
-:046F8300000000000A
-:046F84000000000009
-:046F85000000000008
-:046F86000000000007
-:046F87000000000006
-:046F88000000000005
-:046F89000000000004
-:046F8A000000000003
-:046F8B000000000002
-:046F8C000000000001
-:046F8D000000000000
-:046F8E0000000000FF
-:046F8F0000000000FE
-:046F900000000000FD
-:046F910000000000FC
-:046F920000000000FB
-:046F930000000000FA
-:046F940000000000F9
-:046F950000000000F8
-:046F960000000000F7
-:046F970000000000F6
-:046F980000000000F5
-:046F990000000000F4
-:046F9A0000000000F3
-:046F9B0000000000F2
-:046F9C0000000000F1
-:046F9D0000000000F0
-:046F9E0000000000EF
-:046F9F0000000000EE
-:046FA00000000000ED
-:046FA10000000000EC
-:046FA20000000000EB
-:046FA30000000000EA
-:046FA40000000000E9
-:046FA50000000000E8
-:046FA60000000000E7
-:046FA70000000000E6
-:046FA80000000000E5
-:046FA90000000000E4
-:046FAA0000000000E3
-:046FAB0000000000E2
-:046FAC0000000000E1
-:046FAD0000000000E0
-:046FAE0000000000DF
-:046FAF0000000000DE
-:046FB00000000000DD
-:046FB10000000000DC
-:046FB20000000000DB
-:046FB30000000000DA
-:046FB40000000000D9
-:046FB50000000000D8
-:046FB60000000000D7
-:046FB70000000000D6
-:046FB80000000000D5
-:046FB90000000000D4
-:046FBA0000000000D3
-:046FBB0000000000D2
-:046FBC0000000000D1
-:046FBD0000000000D0
-:046FBE0000000000CF
-:046FBF0000000000CE
-:046FC00000000000CD
-:046FC10000000000CC
-:046FC20000000000CB
-:046FC30000000000CA
-:046FC40000000000C9
-:046FC50000000000C8
-:046FC60000000000C7
-:046FC70000000000C6
-:046FC80000000000C5
-:046FC90000000000C4
-:046FCA0000000000C3
-:046FCB0000000000C2
-:046FCC0000000000C1
-:046FCD0000000000C0
-:046FCE0000000000BF
-:046FCF0000000000BE
-:046FD00000000000BD
-:046FD10000000000BC
-:046FD20000000000BB
-:046FD30000000000BA
-:046FD40000000000B9
-:046FD50000000000B8
-:046FD60000000000B7
-:046FD70000000000B6
-:046FD80000000000B5
-:046FD90000000000B4
-:046FDA0000000000B3
-:046FDB0000000000B2
-:046FDC0000000000B1
-:046FDD0000000000B0
-:046FDE0000000000AF
-:046FDF0000000000AE
-:046FE00000000000AD
-:046FE10000000000AC
-:046FE20000000000AB
-:046FE30000000000AA
-:046FE40000000000A9
-:046FE50000000000A8
-:046FE60000000000A7
-:046FE70000000000A6
-:046FE80000000000A5
-:046FE90000000000A4
-:046FEA0000000000A3
-:046FEB0000000000A2
-:046FEC0000000000A1
-:046FED0000000000A0
-:046FEE00000000009F
-:046FEF00000000009E
-:046FF000000000009D
-:046FF100000000009C
-:046FF200000000009B
-:046FF300000000009A
-:046FF4000000000099
-:046FF5000000000098
-:046FF6000000000097
-:046FF7000000000096
-:046FF8000000000095
-:046FF9000000000094
-:046FFA000000000093
-:046FFB000000000092
-:046FFC000000000091
-:046FFD000000000090
-:046FFE00000000008F
-:046FFF00000000008E
-:04700000000000008C
-:04700100000000008B
-:04700200000000008A
-:047003000000000089
-:047004000000000088
-:047005000000000087
-:047006000000000086
-:047007000000000085
-:047008000000000084
-:047009000000000083
-:04700A000000000082
-:04700B000000000081
-:04700C000000000080
-:04700D00000000007F
-:04700E00000000007E
-:04700F00000000007D
-:04701000000000007C
-:04701100000000007B
-:04701200000000007A
-:047013000000000079
-:047014000000000078
-:047015000000000077
-:047016000000000076
-:047017000000000075
-:047018000000000074
-:047019000000000073
-:04701A000000000072
-:04701B000000000071
-:04701C000000000070
-:04701D00000000006F
-:04701E00000000006E
-:04701F00000000006D
-:04702000000000006C
-:04702100000000006B
-:04702200000000006A
-:047023000000000069
-:047024000000000068
-:047025000000000067
-:047026000000000066
-:047027000000000065
-:047028000000000064
-:047029000000000063
-:04702A000000000062
-:04702B000000000061
-:04702C000000000060
-:04702D00000000005F
-:04702E00000000005E
-:04702F00000000005D
-:04703000000000005C
-:04703100000000005B
-:04703200000000005A
-:047033000000000059
-:047034000000000058
-:047035000000000057
-:047036000000000056
-:047037000000000055
-:047038000000000054
-:047039000000000053
-:04703A000000000052
-:04703B000000000051
-:04703C000000000050
-:04703D00000000004F
-:04703E00000000004E
-:04703F00000000004D
-:04704000000000004C
-:04704100000000004B
-:04704200000000004A
-:047043000000000049
-:047044000000000048
-:047045000000000047
-:047046000000000046
-:047047000000000045
-:047048000000000044
-:047049000000000043
-:04704A000000000042
-:04704B000000000041
-:04704C000000000040
-:04704D00000000003F
-:04704E00000000003E
-:04704F00000000003D
-:04705000000000003C
-:04705100000000003B
-:04705200000000003A
-:047053000000000039
-:047054000000000038
-:047055000000000037
-:047056000000000036
-:047057000000000035
-:047058000000000034
-:047059000000000033
-:04705A000000000032
-:04705B000000000031
-:04705C000000000030
-:04705D00000000002F
-:04705E00000000002E
-:04705F00000000002D
-:04706000000000002C
-:04706100000000002B
-:04706200000000002A
-:047063000000000029
-:047064000000000028
-:047065000000000027
-:047066000000000026
-:047067000000000025
-:047068000000000024
-:047069000000000023
-:04706A000000000022
-:04706B000000000021
-:04706C000000000020
-:04706D00000000001F
-:04706E00000000001E
-:04706F00000000001D
-:04707000000000001C
-:04707100000000001B
-:04707200000000001A
-:047073000000000019
-:047074000000000018
-:047075000000000017
-:047076000000000016
-:047077000000000015
-:047078000000000014
-:047079000000000013
-:04707A000000000012
-:04707B000000000011
-:04707C000000000010
-:04707D00000000000F
-:04707E00000000000E
-:04707F00000000000D
-:04708000000000000C
-:04708100000000000B
-:04708200000000000A
-:047083000000000009
-:047084000000000008
-:047085000000000007
-:047086000000000006
-:047087000000000005
-:047088000000000004
-:047089000000000003
-:04708A000000000002
-:04708B000000000001
-:04708C000000000000
-:04708D0000000000FF
-:04708E0000000000FE
-:04708F0000000000FD
-:0470900000000000FC
-:0470910000000000FB
-:0470920000000000FA
-:0470930000000000F9
-:0470940000000000F8
-:0470950000000000F7
-:0470960000000000F6
-:0470970000000000F5
-:0470980000000000F4
-:0470990000000000F3
-:04709A0000000000F2
-:04709B0000000000F1
-:04709C0000000000F0
-:04709D0000000000EF
-:04709E0000000000EE
-:04709F0000000000ED
-:0470A00000000000EC
-:0470A10000000000EB
-:0470A20000000000EA
-:0470A30000000000E9
-:0470A40000000000E8
-:0470A50000000000E7
-:0470A60000000000E6
-:0470A70000000000E5
-:0470A80000000000E4
-:0470A90000000000E3
-:0470AA0000000000E2
-:0470AB0000000000E1
-:0470AC0000000000E0
-:0470AD0000000000DF
-:0470AE0000000000DE
-:0470AF0000000000DD
-:0470B00000000000DC
-:0470B10000000000DB
-:0470B20000000000DA
-:0470B30000000000D9
-:0470B40000000000D8
-:0470B50000000000D7
-:0470B60000000000D6
-:0470B70000000000D5
-:0470B80000000000D4
-:0470B90000000000D3
-:0470BA0000000000D2
-:0470BB0000000000D1
-:0470BC0000000000D0
-:0470BD0000000000CF
-:0470BE0000000000CE
-:0470BF0000000000CD
-:0470C00000000000CC
-:0470C10000000000CB
-:0470C20000000000CA
-:0470C30000000000C9
-:0470C40000000000C8
-:0470C50000000000C7
-:0470C60000000000C6
-:0470C70000000000C5
-:0470C80000000000C4
-:0470C90000000000C3
-:0470CA0000000000C2
-:0470CB0000000000C1
-:0470CC0000000000C0
-:0470CD0000000000BF
-:0470CE0000000000BE
-:0470CF0000000000BD
-:0470D00000000000BC
-:0470D10000000000BB
-:0470D20000000000BA
-:0470D30000000000B9
-:0470D40000000000B8
-:0470D50000000000B7
-:0470D60000000000B6
-:0470D70000000000B5
-:0470D80000000000B4
-:0470D90000000000B3
-:0470DA0000000000B2
-:0470DB0000000000B1
-:0470DC0000000000B0
-:0470DD0000000000AF
-:0470DE0000000000AE
-:0470DF0000000000AD
-:0470E00000000000AC
-:0470E10000000000AB
-:0470E20000000000AA
-:0470E30000000000A9
-:0470E40000000000A8
-:0470E50000000000A7
-:0470E60000000000A6
-:0470E70000000000A5
-:0470E80000000000A4
-:0470E90000000000A3
-:0470EA0000000000A2
-:0470EB0000000000A1
-:0470EC0000000000A0
-:0470ED00000000009F
-:0470EE00000000009E
-:0470EF00000000009D
-:0470F000000000009C
-:0470F100000000009B
-:0470F200000000009A
-:0470F3000000000099
-:0470F4000000000098
-:0470F5000000000097
-:0470F6000000000096
-:0470F7000000000095
-:0470F8000000000094
-:0470F9000000000093
-:0470FA000000000092
-:0470FB000000000091
-:0470FC000000000090
-:0470FD00000000008F
-:0470FE00000000008E
-:0470FF00000000008D
-:04710000000000008B
-:04710100000000008A
-:047102000000000089
-:047103000000000088
-:047104000000000087
-:047105000000000086
-:047106000000000085
-:047107000000000084
-:047108000000000083
-:047109000000000082
-:04710A000000000081
-:04710B000000000080
-:04710C00000000007F
-:04710D00000000007E
-:04710E00000000007D
-:04710F00000000007C
-:04711000000000007B
-:04711100000000007A
-:047112000000000079
-:047113000000000078
-:047114000000000077
-:047115000000000076
-:047116000000000075
-:047117000000000074
-:047118000000000073
-:047119000000000072
-:04711A000000000071
-:04711B000000000070
-:04711C00000000006F
-:04711D00000000006E
-:04711E00000000006D
-:04711F00000000006C
-:04712000000000006B
-:04712100000000006A
-:047122000000000069
-:047123000000000068
-:047124000000000067
-:047125000000000066
-:047126000000000065
-:047127000000000064
-:047128000000000063
-:047129000000000062
-:04712A000000000061
-:04712B000000000060
-:04712C00000000005F
-:04712D00000000005E
-:04712E00000000005D
-:04712F00000000005C
-:04713000000000005B
-:04713100000000005A
-:047132000000000059
-:047133000000000058
-:047134000000000057
-:047135000000000056
-:047136000000000055
-:047137000000000054
-:047138000000000053
-:047139000000000052
-:04713A000000000051
-:04713B000000000050
-:04713C00000000004F
-:04713D00000000004E
-:04713E00000000004D
-:04713F00000000004C
-:04714000000000004B
-:04714100000000004A
-:047142000000000049
-:047143000000000048
-:047144000000000047
-:047145000000000046
-:047146000000000045
-:047147000000000044
-:047148000000000043
-:047149000000000042
-:04714A000000000041
-:04714B000000000040
-:04714C00000000003F
-:04714D00000000003E
-:04714E00000000003D
-:04714F00000000003C
-:04715000000000003B
-:04715100000000003A
-:047152000000000039
-:047153000000000038
-:047154000000000037
-:047155000000000036
-:047156000000000035
-:047157000000000034
-:047158000000000033
-:047159000000000032
-:04715A000000000031
-:04715B000000000030
-:04715C00000000002F
-:04715D00000000002E
-:04715E00000000002D
-:04715F00000000002C
-:04716000000000002B
-:04716100000000002A
-:047162000000000029
-:047163000000000028
-:047164000000000027
-:047165000000000026
-:047166000000000025
-:047167000000000024
-:047168000000000023
-:047169000000000022
-:04716A000000000021
-:04716B000000000020
-:04716C00000000001F
-:04716D00000000001E
-:04716E00000000001D
-:04716F00000000001C
-:04717000000000001B
-:04717100000000001A
-:047172000000000019
-:047173000000000018
-:047174000000000017
-:047175000000000016
-:047176000000000015
-:047177000000000014
-:047178000000000013
-:047179000000000012
-:04717A000000000011
-:04717B000000000010
-:04717C00000000000F
-:04717D00000000000E
-:04717E00000000000D
-:04717F00000000000C
-:04718000000000000B
-:04718100000000000A
-:047182000000000009
-:047183000000000008
-:047184000000000007
-:047185000000000006
-:047186000000000005
-:047187000000000004
-:047188000000000003
-:047189000000000002
-:04718A000000000001
-:04718B000000000000
-:04718C0000000000FF
-:04718D0000000000FE
-:04718E0000000000FD
-:04718F0000000000FC
-:0471900000000000FB
-:0471910000000000FA
-:0471920000000000F9
-:0471930000000000F8
-:0471940000000000F7
-:0471950000000000F6
-:0471960000000000F5
-:0471970000000000F4
-:0471980000000000F3
-:0471990000000000F2
-:04719A0000000000F1
-:04719B0000000000F0
-:04719C0000000000EF
-:04719D0000000000EE
-:04719E0000000000ED
-:04719F0000000000EC
-:0471A00000000000EB
-:0471A10000000000EA
-:0471A20000000000E9
-:0471A30000000000E8
-:0471A40000000000E7
-:0471A50000000000E6
-:0471A60000000000E5
-:0471A70000000000E4
-:0471A80000000000E3
-:0471A90000000000E2
-:0471AA0000000000E1
-:0471AB0000000000E0
-:0471AC0000000000DF
-:0471AD0000000000DE
-:0471AE0000000000DD
-:0471AF0000000000DC
-:0471B00000000000DB
-:0471B10000000000DA
-:0471B20000000000D9
-:0471B30000000000D8
-:0471B40000000000D7
-:0471B50000000000D6
-:0471B60000000000D5
-:0471B70000000000D4
-:0471B80000000000D3
-:0471B90000000000D2
-:0471BA0000000000D1
-:0471BB0000000000D0
-:0471BC0000000000CF
-:0471BD0000000000CE
-:0471BE0000000000CD
-:0471BF0000000000CC
-:0471C00000000000CB
-:0471C10000000000CA
-:0471C20000000000C9
-:0471C30000000000C8
-:0471C40000000000C7
-:0471C50000000000C6
-:0471C60000000000C5
-:0471C70000000000C4
-:0471C80000000000C3
-:0471C90000000000C2
-:0471CA0000000000C1
-:0471CB0000000000C0
-:0471CC0000000000BF
-:0471CD0000000000BE
-:0471CE0000000000BD
-:0471CF0000000000BC
-:0471D00000000000BB
-:0471D10000000000BA
-:0471D20000000000B9
-:0471D30000000000B8
-:0471D40000000000B7
-:0471D50000000000B6
-:0471D60000000000B5
-:0471D70000000000B4
-:0471D80000000000B3
-:0471D90000000000B2
-:0471DA0000000000B1
-:0471DB0000000000B0
-:0471DC0000000000AF
-:0471DD0000000000AE
-:0471DE0000000000AD
-:0471DF0000000000AC
-:0471E00000000000AB
-:0471E10000000000AA
-:0471E20000000000A9
-:0471E30000000000A8
-:0471E40000000000A7
-:0471E50000000000A6
-:0471E60000000000A5
-:0471E70000000000A4
-:0471E80000000000A3
-:0471E90000000000A2
-:0471EA0000000000A1
-:0471EB0000000000A0
-:0471EC00000000009F
-:0471ED00000000009E
-:0471EE00000000009D
-:0471EF00000000009C
-:0471F000000000009B
-:0471F100000000009A
-:0471F2000000000099
-:0471F3000000000098
-:0471F4000000000097
-:0471F5000000000096
-:0471F6000000000095
-:0471F7000000000094
-:0471F8000000000093
-:0471F9000000000092
-:0471FA000000000091
-:0471FB000000000090
-:0471FC00000000008F
-:0471FD00000000008E
-:0471FE00000000008D
-:0471FF00000000008C
-:04720000000000008A
-:047201000000000089
-:047202000000000088
-:047203000000000087
-:047204000000000086
-:047205000000000085
-:047206000000000084
-:047207000000000083
-:047208000000000082
-:047209000000000081
-:04720A000000000080
-:04720B00000000007F
-:04720C00000000007E
-:04720D00000000007D
-:04720E00000000007C
-:04720F00000000007B
-:04721000000000007A
-:047211000000000079
-:047212000000000078
-:047213000000000077
-:047214000000000076
-:047215000000000075
-:047216000000000074
-:047217000000000073
-:047218000000000072
-:047219000000000071
-:04721A000000000070
-:04721B00000000006F
-:04721C00000000006E
-:04721D00000000006D
-:04721E00000000006C
-:04721F00000000006B
-:04722000000000006A
-:047221000000000069
-:047222000000000068
-:047223000000000067
-:047224000000000066
-:047225000000000065
-:047226000000000064
-:047227000000000063
-:047228000000000062
-:047229000000000061
-:04722A000000000060
-:04722B00000000005F
-:04722C00000000005E
-:04722D00000000005D
-:04722E00000000005C
-:04722F00000000005B
-:04723000000000005A
-:047231000000000059
-:047232000000000058
-:047233000000000057
-:047234000000000056
-:047235000000000055
-:047236000000000054
-:047237000000000053
-:047238000000000052
-:047239000000000051
-:04723A000000000050
-:04723B00000000004F
-:04723C00000000004E
-:04723D00000000004D
-:04723E00000000004C
-:04723F00000000004B
-:04724000000000004A
-:047241000000000049
-:047242000000000048
-:047243000000000047
-:047244000000000046
-:047245000000000045
-:047246000000000044
-:047247000000000043
-:047248000000000042
-:047249000000000041
-:04724A000000000040
-:04724B00000000003F
-:04724C00000000003E
-:04724D00000000003D
-:04724E00000000003C
-:04724F00000000003B
-:04725000000000003A
-:047251000000000039
-:047252000000000038
-:047253000000000037
-:047254000000000036
-:047255000000000035
-:047256000000000034
-:047257000000000033
-:047258000000000032
-:047259000000000031
-:04725A000000000030
-:04725B00000000002F
-:04725C00000000002E
-:04725D00000000002D
-:04725E00000000002C
-:04725F00000000002B
-:04726000000000002A
-:047261000000000029
-:047262000000000028
-:047263000000000027
-:047264000000000026
-:047265000000000025
-:047266000000000024
-:047267000000000023
-:047268000000000022
-:047269000000000021
-:04726A000000000020
-:04726B00000000001F
-:04726C00000000001E
-:04726D00000000001D
-:04726E00000000001C
-:04726F00000000001B
-:04727000000000001A
-:047271000000000019
-:047272000000000018
-:047273000000000017
-:047274000000000016
-:047275000000000015
-:047276000000000014
-:047277000000000013
-:047278000000000012
-:047279000000000011
-:04727A000000000010
-:04727B00000000000F
-:04727C00000000000E
-:04727D00000000000D
-:04727E00000000000C
-:04727F00000000000B
-:04728000000000000A
-:047281000000000009
-:047282000000000008
-:047283000000000007
-:047284000000000006
-:047285000000000005
-:047286000000000004
-:047287000000000003
-:047288000000000002
-:047289000000000001
-:04728A000000000000
-:04728B0000000000FF
-:04728C0000000000FE
-:04728D0000000000FD
-:04728E0000000000FC
-:04728F0000000000FB
-:0472900000000000FA
-:0472910000000000F9
-:0472920000000000F8
-:0472930000000000F7
-:0472940000000000F6
-:0472950000000000F5
-:0472960000000000F4
-:0472970000000000F3
-:0472980000000000F2
-:0472990000000000F1
-:04729A0000000000F0
-:04729B0000000000EF
-:04729C0000000000EE
-:04729D0000000000ED
-:04729E0000000000EC
-:04729F0000000000EB
-:0472A00000000000EA
-:0472A10000000000E9
-:0472A20000000000E8
-:0472A30000000000E7
-:0472A40000000000E6
-:0472A50000000000E5
-:0472A60000000000E4
-:0472A70000000000E3
-:0472A80000000000E2
-:0472A90000000000E1
-:0472AA0000000000E0
-:0472AB0000000000DF
-:0472AC0000000000DE
-:0472AD0000000000DD
-:0472AE0000000000DC
-:0472AF0000000000DB
-:0472B00000000000DA
-:0472B10000000000D9
-:0472B20000000000D8
-:0472B30000000000D7
-:0472B40000000000D6
-:0472B50000000000D5
-:0472B60000000000D4
-:0472B70000000000D3
-:0472B80000000000D2
-:0472B90000000000D1
-:0472BA0000000000D0
-:0472BB0000000000CF
-:0472BC0000000000CE
-:0472BD0000000000CD
-:0472BE0000000000CC
-:0472BF0000000000CB
-:0472C00000000000CA
-:0472C10000000000C9
-:0472C20000000000C8
-:0472C30000000000C7
-:0472C40000000000C6
-:0472C50000000000C5
-:0472C60000000000C4
-:0472C70000000000C3
-:0472C80000000000C2
-:0472C90000000000C1
-:0472CA0000000000C0
-:0472CB0000000000BF
-:0472CC0000000000BE
-:0472CD0000000000BD
-:0472CE0000000000BC
-:0472CF0000000000BB
-:0472D00000000000BA
-:0472D10000000000B9
-:0472D20000000000B8
-:0472D30000000000B7
-:0472D40000000000B6
-:0472D50000000000B5
-:0472D60000000000B4
-:0472D70000000000B3
-:0472D80000000000B2
-:0472D90000000000B1
-:0472DA0000000000B0
-:0472DB0000000000AF
-:0472DC0000000000AE
-:0472DD0000000000AD
-:0472DE0000000000AC
-:0472DF0000000000AB
-:0472E00000000000AA
-:0472E10000000000A9
-:0472E20000000000A8
-:0472E30000000000A7
-:0472E40000000000A6
-:0472E50000000000A5
-:0472E60000000000A4
-:0472E70000000000A3
-:0472E80000000000A2
-:0472E90000000000A1
-:0472EA0000000000A0
-:0472EB00000000009F
-:0472EC00000000009E
-:0472ED00000000009D
-:0472EE00000000009C
-:0472EF00000000009B
-:0472F000000000009A
-:0472F1000000000099
-:0472F2000000000098
-:0472F3000000000097
-:0472F4000000000096
-:0472F5000000000095
-:0472F6000000000094
-:0472F7000000000093
-:0472F8000000000092
-:0472F9000000000091
-:0472FA000000000090
-:0472FB00000000008F
-:0472FC00000000008E
-:0472FD00000000008D
-:0472FE00000000008C
-:0472FF00000000008B
-:047300000000000089
-:047301000000000088
-:047302000000000087
-:047303000000000086
-:047304000000000085
-:047305000000000084
-:047306000000000083
-:047307000000000082
-:047308000000000081
-:047309000000000080
-:04730A00000000007F
-:04730B00000000007E
-:04730C00000000007D
-:04730D00000000007C
-:04730E00000000007B
-:04730F00000000007A
-:047310000000000079
-:047311000000000078
-:047312000000000077
-:047313000000000076
-:047314000000000075
-:047315000000000074
-:047316000000000073
-:047317000000000072
-:047318000000000071
-:047319000000000070
-:04731A00000000006F
-:04731B00000000006E
-:04731C00000000006D
-:04731D00000000006C
-:04731E00000000006B
-:04731F00000000006A
-:047320000000000069
-:047321000000000068
-:047322000000000067
-:047323000000000066
-:047324000000000065
-:047325000000000064
-:047326000000000063
-:047327000000000062
-:047328000000000061
-:047329000000000060
-:04732A00000000005F
-:04732B00000000005E
-:04732C00000000005D
-:04732D00000000005C
-:04732E00000000005B
-:04732F00000000005A
-:047330000000000059
-:047331000000000058
-:047332000000000057
-:047333000000000056
-:047334000000000055
-:047335000000000054
-:047336000000000053
-:047337000000000052
-:047338000000000051
-:047339000000000050
-:04733A00000000004F
-:04733B00000000004E
-:04733C00000000004D
-:04733D00000000004C
-:04733E00000000004B
-:04733F00000000004A
-:047340000000000049
-:047341000000000048
-:047342000000000047
-:047343000000000046
-:047344000000000045
-:047345000000000044
-:047346000000000043
-:047347000000000042
-:047348000000000041
-:047349000000000040
-:04734A00000000003F
-:04734B00000000003E
-:04734C00000000003D
-:04734D00000000003C
-:04734E00000000003B
-:04734F00000000003A
-:047350000000000039
-:047351000000000038
-:047352000000000037
-:047353000000000036
-:047354000000000035
-:047355000000000034
-:047356000000000033
-:047357000000000032
-:047358000000000031
-:047359000000000030
-:04735A00000000002F
-:04735B00000000002E
-:04735C00000000002D
-:04735D00000000002C
-:04735E00000000002B
-:04735F00000000002A
-:047360000000000029
-:047361000000000028
-:047362000000000027
-:047363000000000026
-:047364000000000025
-:047365000000000024
-:047366000000000023
-:047367000000000022
-:047368000000000021
-:047369000000000020
-:04736A00000000001F
-:04736B00000000001E
-:04736C00000000001D
-:04736D00000000001C
-:04736E00000000001B
-:04736F00000000001A
-:047370000000000019
-:047371000000000018
-:047372000000000017
-:047373000000000016
-:047374000000000015
-:047375000000000014
-:047376000000000013
-:047377000000000012
-:047378000000000011
-:047379000000000010
-:04737A00000000000F
-:04737B00000000000E
-:04737C00000000000D
-:04737D00000000000C
-:04737E00000000000B
-:04737F00000000000A
-:047380000000000009
-:047381000000000008
-:047382000000000007
-:047383000000000006
-:047384000000000005
-:047385000000000004
-:047386000000000003
-:047387000000000002
-:047388000000000001
-:047389000000000000
-:04738A0000000000FF
-:04738B0000000000FE
-:04738C0000000000FD
-:04738D0000000000FC
-:04738E0000000000FB
-:04738F0000000000FA
-:0473900000000000F9
-:0473910000000000F8
-:0473920000000000F7
-:0473930000000000F6
-:0473940000000000F5
-:0473950000000000F4
-:0473960000000000F3
-:0473970000000000F2
-:0473980000000000F1
-:0473990000000000F0
-:04739A0000000000EF
-:04739B0000000000EE
-:04739C0000000000ED
-:04739D0000000000EC
-:04739E0000000000EB
-:04739F0000000000EA
-:0473A00000000000E9
-:0473A10000000000E8
-:0473A20000000000E7
-:0473A30000000000E6
-:0473A40000000000E5
-:0473A50000000000E4
-:0473A60000000000E3
-:0473A70000000000E2
-:0473A80000000000E1
-:0473A90000000000E0
-:0473AA0000000000DF
-:0473AB0000000000DE
-:0473AC0000000000DD
-:0473AD0000000000DC
-:0473AE0000000000DB
-:0473AF0000000000DA
-:0473B00000000000D9
-:0473B10000000000D8
-:0473B20000000000D7
-:0473B30000000000D6
-:0473B40000000000D5
-:0473B50000000000D4
-:0473B60000000000D3
-:0473B70000000000D2
-:0473B80000000000D1
-:0473B90000000000D0
-:0473BA0000000000CF
-:0473BB0000000000CE
-:0473BC0000000000CD
-:0473BD0000000000CC
-:0473BE0000000000CB
-:0473BF0000000000CA
-:0473C00000000000C9
-:0473C10000000000C8
-:0473C20000000000C7
-:0473C30000000000C6
-:0473C40000000000C5
-:0473C50000000000C4
-:0473C60000000000C3
-:0473C70000000000C2
-:0473C80000000000C1
-:0473C90000000000C0
-:0473CA0000000000BF
-:0473CB0000000000BE
-:0473CC0000000000BD
-:0473CD0000000000BC
-:0473CE0000000000BB
-:0473CF0000000000BA
-:0473D00000000000B9
-:0473D10000000000B8
-:0473D20000000000B7
-:0473D30000000000B6
-:0473D40000000000B5
-:0473D50000000000B4
-:0473D60000000000B3
-:0473D70000000000B2
-:0473D80000000000B1
-:0473D90000000000B0
-:0473DA0000000000AF
-:0473DB0000000000AE
-:0473DC0000000000AD
-:0473DD0000000000AC
-:0473DE0000000000AB
-:0473DF0000000000AA
-:0473E00000000000A9
-:0473E10000000000A8
-:0473E20000000000A7
-:0473E30000000000A6
-:0473E40000000000A5
-:0473E50000000000A4
-:0473E60000000000A3
-:0473E70000000000A2
-:0473E80000000000A1
-:0473E90000000000A0
-:0473EA00000000009F
-:0473EB00000000009E
-:0473EC00000000009D
-:0473ED00000000009C
-:0473EE00000000009B
-:0473EF00000000009A
-:0473F0000000000099
-:0473F1000000000098
-:0473F2000000000097
-:0473F3000000000096
-:0473F4000000000095
-:0473F5000000000094
-:0473F6000000000093
-:0473F7000000000092
-:0473F8000000000091
-:0473F9000000000090
-:0473FA00000000008F
-:0473FB00000000008E
-:0473FC00000000008D
-:0473FD00000000008C
-:0473FE00000000008B
-:0473FF00000000008A
-:047400000000000088
-:047401000000000087
-:047402000000000086
-:047403000000000085
-:047404000000000084
-:047405000000000083
-:047406000000000082
-:047407000000000081
-:047408000000000080
-:04740900000000007F
-:04740A00000000007E
-:04740B00000000007D
-:04740C00000000007C
-:04740D00000000007B
-:04740E00000000007A
-:04740F000000000079
-:047410000000000078
-:047411000000000077
-:047412000000000076
-:047413000000000075
-:047414000000000074
-:047415000000000073
-:047416000000000072
-:047417000000000071
-:047418000000000070
-:04741900000000006F
-:04741A00000000006E
-:04741B00000000006D
-:04741C00000000006C
-:04741D00000000006B
-:04741E00000000006A
-:04741F000000000069
-:047420000000000068
-:047421000000000067
-:047422000000000066
-:047423000000000065
-:047424000000000064
-:047425000000000063
-:047426000000000062
-:047427000000000061
-:047428000000000060
-:04742900000000005F
-:04742A00000000005E
-:04742B00000000005D
-:04742C00000000005C
-:04742D00000000005B
-:04742E00000000005A
-:04742F000000000059
-:047430000000000058
-:047431000000000057
-:047432000000000056
-:047433000000000055
-:047434000000000054
-:047435000000000053
-:047436000000000052
-:047437000000000051
-:047438000000000050
-:04743900000000004F
-:04743A00000000004E
-:04743B00000000004D
-:04743C00000000004C
-:04743D00000000004B
-:04743E00000000004A
-:04743F000000000049
-:047440000000000048
-:047441000000000047
-:047442000000000046
-:047443000000000045
-:047444000000000044
-:047445000000000043
-:047446000000000042
-:047447000000000041
-:047448000000000040
-:04744900000000003F
-:04744A00000000003E
-:04744B00000000003D
-:04744C00000000003C
-:04744D00000000003B
-:04744E00000000003A
-:04744F000000000039
-:047450000000000038
-:047451000000000037
-:047452000000000036
-:047453000000000035
-:047454000000000034
-:047455000000000033
-:047456000000000032
-:047457000000000031
-:047458000000000030
-:04745900000000002F
-:04745A00000000002E
-:04745B00000000002D
-:04745C00000000002C
-:04745D00000000002B
-:04745E00000000002A
-:04745F000000000029
-:047460000000000028
-:047461000000000027
-:047462000000000026
-:047463000000000025
-:047464000000000024
-:047465000000000023
-:047466000000000022
-:047467000000000021
-:047468000000000020
-:04746900000000001F
-:04746A00000000001E
-:04746B00000000001D
-:04746C00000000001C
-:04746D00000000001B
-:04746E00000000001A
-:04746F000000000019
-:047470000000000018
-:047471000000000017
-:047472000000000016
-:047473000000000015
-:047474000000000014
-:047475000000000013
-:047476000000000012
-:047477000000000011
-:047478000000000010
-:04747900000000000F
-:04747A00000000000E
-:04747B00000000000D
-:04747C00000000000C
-:04747D00000000000B
-:04747E00000000000A
-:04747F000000000009
-:047480000000000008
-:047481000000000007
-:047482000000000006
-:047483000000000005
-:047484000000000004
-:047485000000000003
-:047486000000000002
-:047487000000000001
-:047488000000000000
-:0474890000000000FF
-:04748A0000000000FE
-:04748B0000000000FD
-:04748C0000000000FC
-:04748D0000000000FB
-:04748E0000000000FA
-:04748F0000000000F9
-:0474900000000000F8
-:0474910000000000F7
-:0474920000000000F6
-:0474930000000000F5
-:0474940000000000F4
-:0474950000000000F3
-:0474960000000000F2
-:0474970000000000F1
-:0474980000000000F0
-:0474990000000000EF
-:04749A0000000000EE
-:04749B0000000000ED
-:04749C0000000000EC
-:04749D0000000000EB
-:04749E0000000000EA
-:04749F0000000000E9
-:0474A00000000000E8
-:0474A10000000000E7
-:0474A20000000000E6
-:0474A30000000000E5
-:0474A40000000000E4
-:0474A50000000000E3
-:0474A60000000000E2
-:0474A70000000000E1
-:0474A80000000000E0
-:0474A90000000000DF
-:0474AA0000000000DE
-:0474AB0000000000DD
-:0474AC0000000000DC
-:0474AD0000000000DB
-:0474AE0000000000DA
-:0474AF0000000000D9
-:0474B00000000000D8
-:0474B10000000000D7
-:0474B20000000000D6
-:0474B30000000000D5
-:0474B40000000000D4
-:0474B50000000000D3
-:0474B60000000000D2
-:0474B70000000000D1
-:0474B80000000000D0
-:0474B90000000000CF
-:0474BA0000000000CE
-:0474BB0000000000CD
-:0474BC0000000000CC
-:0474BD0000000000CB
-:0474BE0000000000CA
-:0474BF0000000000C9
-:0474C00000000000C8
-:0474C10000000000C7
-:0474C20000000000C6
-:0474C30000000000C5
-:0474C40000000000C4
-:0474C50000000000C3
-:0474C60000000000C2
-:0474C70000000000C1
-:0474C80000000000C0
-:0474C90000000000BF
-:0474CA0000000000BE
-:0474CB0000000000BD
-:0474CC0000000000BC
-:0474CD0000000000BB
-:0474CE0000000000BA
-:0474CF0000000000B9
-:0474D00000000000B8
-:0474D10000000000B7
-:0474D20000000000B6
-:0474D30000000000B5
-:0474D40000000000B4
-:0474D50000000000B3
-:0474D60000000000B2
-:0474D70000000000B1
-:0474D80000000000B0
-:0474D90000000000AF
-:0474DA0000000000AE
-:0474DB0000000000AD
-:0474DC0000000000AC
-:0474DD0000000000AB
-:0474DE0000000000AA
-:0474DF0000000000A9
-:0474E00000000000A8
-:0474E10000000000A7
-:0474E20000000000A6
-:0474E30000000000A5
-:0474E40000000000A4
-:0474E50000000000A3
-:0474E60000000000A2
-:0474E70000000000A1
-:0474E80000000000A0
-:0474E900000000009F
-:0474EA00000000009E
-:0474EB00000000009D
-:0474EC00000000009C
-:0474ED00000000009B
-:0474EE00000000009A
-:0474EF000000000099
-:0474F0000000000098
-:0474F1000000000097
-:0474F2000000000096
-:0474F3000000000095
-:0474F4000000000094
-:0474F5000000000093
-:0474F6000000000092
-:0474F7000000000091
-:0474F8000000000090
-:0474F900000000008F
-:0474FA00000000008E
-:0474FB00000000008D
-:0474FC00000000008C
-:0474FD00000000008B
-:0474FE00000000008A
-:0474FF000000000089
-:047500000000000087
-:047501000000000086
-:047502000000000085
-:047503000000000084
-:047504000000000083
-:047505000000000082
-:047506000000000081
-:047507000000000080
-:04750800000000007F
-:04750900000000007E
-:04750A00000000007D
-:04750B00000000007C
-:04750C00000000007B
-:04750D00000000007A
-:04750E000000000079
-:04750F000000000078
-:047510000000000077
-:047511000000000076
-:047512000000000075
-:047513000000000074
-:047514000000000073
-:047515000000000072
-:047516000000000071
-:047517000000000070
-:04751800000000006F
-:04751900000000006E
-:04751A00000000006D
-:04751B00000000006C
-:04751C00000000006B
-:04751D00000000006A
-:04751E000000000069
-:04751F000000000068
-:047520000000000067
-:047521000000000066
-:047522000000000065
-:047523000000000064
-:047524000000000063
-:047525000000000062
-:047526000000000061
-:047527000000000060
-:04752800000000005F
-:04752900000000005E
-:04752A00000000005D
-:04752B00000000005C
-:04752C00000000005B
-:04752D00000000005A
-:04752E000000000059
-:04752F000000000058
-:047530000000000057
-:047531000000000056
-:047532000000000055
-:047533000000000054
-:047534000000000053
-:047535000000000052
-:047536000000000051
-:047537000000000050
-:04753800000000004F
-:04753900000000004E
-:04753A00000000004D
-:04753B00000000004C
-:04753C00000000004B
-:04753D00000000004A
-:04753E000000000049
-:04753F000000000048
-:047540000000000047
-:047541000000000046
-:047542000000000045
-:047543000000000044
-:047544000000000043
-:047545000000000042
-:047546000000000041
-:047547000000000040
-:04754800000000003F
-:04754900000000003E
-:04754A00000000003D
-:04754B00000000003C
-:04754C00000000003B
-:04754D00000000003A
-:04754E000000000039
-:04754F000000000038
-:047550000000000037
-:047551000000000036
-:047552000000000035
-:047553000000000034
-:047554000000000033
-:047555000000000032
-:047556000000000031
-:047557000000000030
-:04755800000000002F
-:04755900000000002E
-:04755A00000000002D
-:04755B00000000002C
-:04755C00000000002B
-:04755D00000000002A
-:04755E000000000029
-:04755F000000000028
-:047560000000000027
-:047561000000000026
-:047562000000000025
-:047563000000000024
-:047564000000000023
-:047565000000000022
-:047566000000000021
-:047567000000000020
-:04756800000000001F
-:04756900000000001E
-:04756A00000000001D
-:04756B00000000001C
-:04756C00000000001B
-:04756D00000000001A
-:04756E000000000019
-:04756F000000000018
-:047570000000000017
-:047571000000000016
-:047572000000000015
-:047573000000000014
-:047574000000000013
-:047575000000000012
-:047576000000000011
-:047577000000000010
-:04757800000000000F
-:04757900000000000E
-:04757A00000000000D
-:04757B00000000000C
-:04757C00000000000B
-:04757D00000000000A
-:04757E000000000009
-:04757F000000000008
-:047580000000000007
-:047581000000000006
-:047582000000000005
-:047583000000000004
-:047584000000000003
-:047585000000000002
-:047586000000000001
-:047587000000000000
-:0475880000000000FF
-:0475890000000000FE
-:04758A0000000000FD
-:04758B0000000000FC
-:04758C0000000000FB
-:04758D0000000000FA
-:04758E0000000000F9
-:04758F0000000000F8
-:0475900000000000F7
-:0475910000000000F6
-:0475920000000000F5
-:0475930000000000F4
-:0475940000000000F3
-:0475950000000000F2
-:0475960000000000F1
-:0475970000000000F0
-:0475980000000000EF
-:0475990000000000EE
-:04759A0000000000ED
-:04759B0000000000EC
-:04759C0000000000EB
-:04759D0000000000EA
-:04759E0000000000E9
-:04759F0000000000E8
-:0475A00000000000E7
-:0475A10000000000E6
-:0475A20000000000E5
-:0475A30000000000E4
-:0475A40000000000E3
-:0475A50000000000E2
-:0475A60000000000E1
-:0475A70000000000E0
-:0475A80000000000DF
-:0475A90000000000DE
-:0475AA0000000000DD
-:0475AB0000000000DC
-:0475AC0000000000DB
-:0475AD0000000000DA
-:0475AE0000000000D9
-:0475AF0000000000D8
-:0475B00000000000D7
-:0475B10000000000D6
-:0475B20000000000D5
-:0475B30000000000D4
-:0475B40000000000D3
-:0475B50000000000D2
-:0475B60000000000D1
-:0475B70000000000D0
-:0475B80000000000CF
-:0475B90000000000CE
-:0475BA0000000000CD
-:0475BB0000000000CC
-:0475BC0000000000CB
-:0475BD0000000000CA
-:0475BE0000000000C9
-:0475BF0000000000C8
-:0475C00000000000C7
-:0475C10000000000C6
-:0475C20000000000C5
-:0475C30000000000C4
-:0475C40000000000C3
-:0475C50000000000C2
-:0475C60000000000C1
-:0475C70000000000C0
-:0475C80000000000BF
-:0475C90000000000BE
-:0475CA0000000000BD
-:0475CB0000000000BC
-:0475CC0000000000BB
-:0475CD0000000000BA
-:0475CE0000000000B9
-:0475CF0000000000B8
-:0475D00000000000B7
-:0475D10000000000B6
-:0475D20000000000B5
-:0475D30000000000B4
-:0475D40000000000B3
-:0475D50000000000B2
-:0475D60000000000B1
-:0475D70000000000B0
-:0475D80000000000AF
-:0475D90000000000AE
-:0475DA0000000000AD
-:0475DB0000000000AC
-:0475DC0000000000AB
-:0475DD0000000000AA
-:0475DE0000000000A9
-:0475DF0000000000A8
-:0475E00000000000A7
-:0475E10000000000A6
-:0475E20000000000A5
-:0475E30000000000A4
-:0475E40000000000A3
-:0475E50000000000A2
-:0475E60000000000A1
-:0475E70000000000A0
-:0475E800000000009F
-:0475E900000000009E
-:0475EA00000000009D
-:0475EB00000000009C
-:0475EC00000000009B
-:0475ED00000000009A
-:0475EE000000000099
-:0475EF000000000098
-:0475F0000000000097
-:0475F1000000000096
-:0475F2000000000095
-:0475F3000000000094
-:0475F4000000000093
-:0475F5000000000092
-:0475F6000000000091
-:0475F7000000000090
-:0475F800000000008F
-:0475F900000000008E
-:0475FA00000000008D
-:0475FB00000000008C
-:0475FC00000000008B
-:0475FD00000000008A
-:0475FE000000000089
-:0475FF000000000088
-:047600000000000086
-:047601000000000085
-:047602000000000084
-:047603000000000083
-:047604000000000082
-:047605000000000081
-:047606000000000080
-:04760700000000007F
-:04760800000000007E
-:04760900000000007D
-:04760A00000000007C
-:04760B00000000007B
-:04760C00000000007A
-:04760D000000000079
-:04760E000000000078
-:04760F000000000077
-:047610000000000076
-:047611000000000075
-:047612000000000074
-:047613000000000073
-:047614000000000072
-:047615000000000071
-:047616000000000070
-:04761700000000006F
-:04761800000000006E
-:04761900000000006D
-:04761A00000000006C
-:04761B00000000006B
-:04761C00000000006A
-:04761D000000000069
-:04761E000000000068
-:04761F000000000067
-:047620000000000066
-:047621000000000065
-:047622000000000064
-:047623000000000063
-:047624000000000062
-:047625000000000061
-:047626000000000060
-:04762700000000005F
-:04762800000000005E
-:04762900000000005D
-:04762A00000000005C
-:04762B00000000005B
-:04762C00000000005A
-:04762D000000000059
-:04762E000000000058
-:04762F000000000057
-:047630000000000056
-:047631000000000055
-:047632000000000054
-:047633000000000053
-:047634000000000052
-:047635000000000051
-:047636000000000050
-:04763700000000004F
-:04763800000000004E
-:04763900000000004D
-:04763A00000000004C
-:04763B00000000004B
-:04763C00000000004A
-:04763D000000000049
-:04763E000000000048
-:04763F000000000047
-:047640000000000046
-:047641000000000045
-:047642000000000044
-:047643000000000043
-:047644000000000042
-:047645000000000041
-:047646000000000040
-:04764700000000003F
-:04764800000000003E
-:04764900000000003D
-:04764A00000000003C
-:04764B00000000003B
-:04764C00000000003A
-:04764D000000000039
-:04764E000000000038
-:04764F000000000037
-:047650000000000036
-:047651000000000035
-:047652000000000034
-:047653000000000033
-:047654000000000032
-:047655000000000031
-:047656000000000030
-:04765700000000002F
-:04765800000000002E
-:04765900000000002D
-:04765A00000000002C
-:04765B00000000002B
-:04765C00000000002A
-:04765D000000000029
-:04765E000000000028
-:04765F000000000027
-:047660000000000026
-:047661000000000025
-:047662000000000024
-:047663000000000023
-:047664000000000022
-:047665000000000021
-:047666000000000020
-:04766700000000001F
-:04766800000000001E
-:04766900000000001D
-:04766A00000000001C
-:04766B00000000001B
-:04766C00000000001A
-:04766D000000000019
-:04766E000000000018
-:04766F000000000017
-:047670000000000016
-:047671000000000015
-:047672000000000014
-:047673000000000013
-:047674000000000012
-:047675000000000011
-:047676000000000010
-:04767700000000000F
-:04767800000000000E
-:04767900000000000D
-:04767A00000000000C
-:04767B00000000000B
-:04767C00000000000A
-:04767D000000000009
-:04767E000000000008
-:04767F000000000007
-:047680000000000006
-:047681000000000005
-:047682000000000004
-:047683000000000003
-:047684000000000002
-:047685000000000001
-:047686000000000000
-:0476870000000000FF
-:0476880000000000FE
-:0476890000000000FD
-:04768A0000000000FC
-:04768B0000000000FB
-:04768C0000000000FA
-:04768D0000000000F9
-:04768E0000000000F8
-:04768F0000000000F7
-:0476900000000000F6
-:0476910000000000F5
-:0476920000000000F4
-:0476930000000000F3
-:0476940000000000F2
-:0476950000000000F1
-:0476960000000000F0
-:0476970000000000EF
-:0476980000000000EE
-:0476990000000000ED
-:04769A0000000000EC
-:04769B0000000000EB
-:04769C0000000000EA
-:04769D0000000000E9
-:04769E0000000000E8
-:04769F0000000000E7
-:0476A00000000000E6
-:0476A10000000000E5
-:0476A20000000000E4
-:0476A30000000000E3
-:0476A40000000000E2
-:0476A50000000000E1
-:0476A60000000000E0
-:0476A70000000000DF
-:0476A80000000000DE
-:0476A90000000000DD
-:0476AA0000000000DC
-:0476AB0000000000DB
-:0476AC0000000000DA
-:0476AD0000000000D9
-:0476AE0000000000D8
-:0476AF0000000000D7
-:0476B00000000000D6
-:0476B10000000000D5
-:0476B20000000000D4
-:0476B30000000000D3
-:0476B40000000000D2
-:0476B50000000000D1
-:0476B60000000000D0
-:0476B70000000000CF
-:0476B80000000000CE
-:0476B90000000000CD
-:0476BA0000000000CC
-:0476BB0000000000CB
-:0476BC0000000000CA
-:0476BD0000000000C9
-:0476BE0000000000C8
-:0476BF0000000000C7
-:0476C00000000000C6
-:0476C10000000000C5
-:0476C20000000000C4
-:0476C30000000000C3
-:0476C40000000000C2
-:0476C50000000000C1
-:0476C60000000000C0
-:0476C70000000000BF
-:0476C80000000000BE
-:0476C90000000000BD
-:0476CA0000000000BC
-:0476CB0000000000BB
-:0476CC0000000000BA
-:0476CD0000000000B9
-:0476CE0000000000B8
-:0476CF0000000000B7
-:0476D00000000000B6
-:0476D10000000000B5
-:0476D20000000000B4
-:0476D30000000000B3
-:0476D40000000000B2
-:0476D50000000000B1
-:0476D60000000000B0
-:0476D70000000000AF
-:0476D80000000000AE
-:0476D90000000000AD
-:0476DA0000000000AC
-:0476DB0000000000AB
-:0476DC0000000000AA
-:0476DD0000000000A9
-:0476DE0000000000A8
-:0476DF0000000000A7
-:0476E00000000000A6
-:0476E10000000000A5
-:0476E20000000000A4
-:0476E30000000000A3
-:0476E40000000000A2
-:0476E50000000000A1
-:0476E60000000000A0
-:0476E700000000009F
-:0476E800000000009E
-:0476E900000000009D
-:0476EA00000000009C
-:0476EB00000000009B
-:0476EC00000000009A
-:0476ED000000000099
-:0476EE000000000098
-:0476EF000000000097
-:0476F0000000000096
-:0476F1000000000095
-:0476F2000000000094
-:0476F3000000000093
-:0476F4000000000092
-:0476F5000000000091
-:0476F6000000000090
-:0476F700000000008F
-:0476F800000000008E
-:0476F900000000008D
-:0476FA00000000008C
-:0476FB00000000008B
-:0476FC00000000008A
-:0476FD000000000089
-:0476FE000000000088
-:0476FF000000000087
-:047700000000000085
-:047701000000000084
-:047702000000000083
-:047703000000000082
-:047704000000000081
-:047705000000000080
-:04770600000000007F
-:04770700000000007E
-:04770800000000007D
-:04770900000000007C
-:04770A00000000007B
-:04770B00000000007A
-:04770C000000000079
-:04770D000000000078
-:04770E000000000077
-:04770F000000000076
-:047710000000000075
-:047711000000000074
-:047712000000000073
-:047713000000000072
-:047714000000000071
-:047715000000000070
-:04771600000000006F
-:04771700000000006E
-:04771800000000006D
-:04771900000000006C
-:04771A00000000006B
-:04771B00000000006A
-:04771C000000000069
-:04771D000000000068
-:04771E000000000067
-:04771F000000000066
-:047720000000000065
-:047721000000000064
-:047722000000000063
-:047723000000000062
-:047724000000000061
-:047725000000000060
-:04772600000000005F
-:04772700000000005E
-:04772800000000005D
-:04772900000000005C
-:04772A00000000005B
-:04772B00000000005A
-:04772C000000000059
-:04772D000000000058
-:04772E000000000057
-:04772F000000000056
-:047730000000000055
-:047731000000000054
-:047732000000000053
-:047733000000000052
-:047734000000000051
-:047735000000000050
-:04773600000000004F
-:04773700000000004E
-:04773800000000004D
-:04773900000000004C
-:04773A00000000004B
-:04773B00000000004A
-:04773C000000000049
-:04773D000000000048
-:04773E000000000047
-:04773F000000000046
-:047740000000000045
-:047741000000000044
-:047742000000000043
-:047743000000000042
-:047744000000000041
-:047745000000000040
-:04774600000000003F
-:04774700000000003E
-:04774800000000003D
-:04774900000000003C
-:04774A00000000003B
-:04774B00000000003A
-:04774C000000000039
-:04774D000000000038
-:04774E000000000037
-:04774F000000000036
-:047750000000000035
-:047751000000000034
-:047752000000000033
-:047753000000000032
-:047754000000000031
-:047755000000000030
-:04775600000000002F
-:04775700000000002E
-:04775800000000002D
-:04775900000000002C
-:04775A00000000002B
-:04775B00000000002A
-:04775C000000000029
-:04775D000000000028
-:04775E000000000027
-:04775F000000000026
-:047760000000000025
-:047761000000000024
-:047762000000000023
-:047763000000000022
-:047764000000000021
-:047765000000000020
-:04776600000000001F
-:04776700000000001E
-:04776800000000001D
-:04776900000000001C
-:04776A00000000001B
-:04776B00000000001A
-:04776C000000000019
-:04776D000000000018
-:04776E000000000017
-:04776F000000000016
-:047770000000000015
-:047771000000000014
-:047772000000000013
-:047773000000000012
-:047774000000000011
-:047775000000000010
-:04777600000000000F
-:04777700000000000E
-:04777800000000000D
-:04777900000000000C
-:04777A00000000000B
-:04777B00000000000A
-:04777C000000000009
-:04777D000000000008
-:04777E000000000007
-:04777F000000000006
-:047780000000000005
-:047781000000000004
-:047782000000000003
-:047783000000000002
-:047784000000000001
-:047785000000000000
-:0477860000000000FF
-:0477870000000000FE
-:0477880000000000FD
-:0477890000000000FC
-:04778A0000000000FB
-:04778B0000000000FA
-:04778C0000000000F9
-:04778D0000000000F8
-:04778E0000000000F7
-:04778F0000000000F6
-:0477900000000000F5
-:0477910000000000F4
-:0477920000000000F3
-:0477930000000000F2
-:0477940000000000F1
-:0477950000000000F0
-:0477960000000000EF
-:0477970000000000EE
-:0477980000000000ED
-:0477990000000000EC
-:04779A0000000000EB
-:04779B0000000000EA
-:04779C0000000000E9
-:04779D0000000000E8
-:04779E0000000000E7
-:04779F0000000000E6
-:0477A00000000000E5
-:0477A10000000000E4
-:0477A20000000000E3
-:0477A30000000000E2
-:0477A40000000000E1
-:0477A50000000000E0
-:0477A60000000000DF
-:0477A70000000000DE
-:0477A80000000000DD
-:0477A90000000000DC
-:0477AA0000000000DB
-:0477AB0000000000DA
-:0477AC0000000000D9
-:0477AD0000000000D8
-:0477AE0000000000D7
-:0477AF0000000000D6
-:0477B00000000000D5
-:0477B10000000000D4
-:0477B20000000000D3
-:0477B30000000000D2
-:0477B40000000000D1
-:0477B50000000000D0
-:0477B60000000000CF
-:0477B70000000000CE
-:0477B80000000000CD
-:0477B90000000000CC
-:0477BA0000000000CB
-:0477BB0000000000CA
-:0477BC0000000000C9
-:0477BD0000000000C8
-:0477BE0000000000C7
-:0477BF0000000000C6
-:0477C00000000000C5
-:0477C10000000000C4
-:0477C20000000000C3
-:0477C30000000000C2
-:0477C40000000000C1
-:0477C50000000000C0
-:0477C60000000000BF
-:0477C70000000000BE
-:0477C80000000000BD
-:0477C90000000000BC
-:0477CA0000000000BB
-:0477CB0000000000BA
-:0477CC0000000000B9
-:0477CD0000000000B8
-:0477CE0000000000B7
-:0477CF0000000000B6
-:0477D00000000000B5
-:0477D10000000000B4
-:0477D20000000000B3
-:0477D30000000000B2
-:0477D40000000000B1
-:0477D50000000000B0
-:0477D60000000000AF
-:0477D70000000000AE
-:0477D80000000000AD
-:0477D90000000000AC
-:0477DA0000000000AB
-:0477DB0000000000AA
-:0477DC0000000000A9
-:0477DD0000000000A8
-:0477DE0000000000A7
-:0477DF0000000000A6
-:0477E00000000000A5
-:0477E10000000000A4
-:0477E20000000000A3
-:0477E30000000000A2
-:0477E40000000000A1
-:0477E50000000000A0
-:0477E600000000009F
-:0477E700000000009E
-:0477E800000000009D
-:0477E900000000009C
-:0477EA00000000009B
-:0477EB00000000009A
-:0477EC000000000099
-:0477ED000000000098
-:0477EE000000000097
-:0477EF000000000096
-:0477F0000000000095
-:0477F1000000000094
-:0477F2000000000093
-:0477F3000000000092
-:0477F4000000000091
-:0477F5000000000090
-:0477F600000000008F
-:0477F700000000008E
-:0477F800000000008D
-:0477F900000000008C
-:0477FA00000000008B
-:0477FB00000000008A
-:0477FC000000000089
-:0477FD000000000088
-:0477FE000000000087
-:0477FF000000000086
-:047800000000000084
-:047801000000000083
-:047802000000000082
-:047803000000000081
-:047804000000000080
-:04780500000000007F
-:04780600000000007E
-:04780700000000007D
-:04780800000000007C
-:04780900000000007B
-:04780A00000000007A
-:04780B000000000079
-:04780C000000000078
-:04780D000000000077
-:04780E000000000076
-:04780F000000000075
-:047810000000000074
-:047811000000000073
-:047812000000000072
-:047813000000000071
-:047814000000000070
-:04781500000000006F
-:04781600000000006E
-:04781700000000006D
-:04781800000000006C
-:04781900000000006B
-:04781A00000000006A
-:04781B000000000069
-:04781C000000000068
-:04781D000000000067
-:04781E000000000066
-:04781F000000000065
-:047820000000000064
-:047821000000000063
-:047822000000000062
-:047823000000000061
-:047824000000000060
-:04782500000000005F
-:04782600000000005E
-:04782700000000005D
-:04782800000000005C
-:04782900000000005B
-:04782A00000000005A
-:04782B000000000059
-:04782C000000000058
-:04782D000000000057
-:04782E000000000056
-:04782F000000000055
-:047830000000000054
-:047831000000000053
-:047832000000000052
-:047833000000000051
-:047834000000000050
-:04783500000000004F
-:04783600000000004E
-:04783700000000004D
-:04783800000000004C
-:04783900000000004B
-:04783A00000000004A
-:04783B000000000049
-:04783C000000000048
-:04783D000000000047
-:04783E000000000046
-:04783F000000000045
-:047840000000000044
-:047841000000000043
-:047842000000000042
-:047843000000000041
-:047844000000000040
-:04784500000000003F
-:04784600000000003E
-:04784700000000003D
-:04784800000000003C
-:04784900000000003B
-:04784A00000000003A
-:04784B000000000039
-:04784C000000000038
-:04784D000000000037
-:04784E000000000036
-:04784F000000000035
-:047850000000000034
-:047851000000000033
-:047852000000000032
-:047853000000000031
-:047854000000000030
-:04785500000000002F
-:04785600000000002E
-:04785700000000002D
-:04785800000000002C
-:04785900000000002B
-:04785A00000000002A
-:04785B000000000029
-:04785C000000000028
-:04785D000000000027
-:04785E000000000026
-:04785F000000000025
-:047860000000000024
-:047861000000000023
-:047862000000000022
-:047863000000000021
-:047864000000000020
-:04786500000000001F
-:04786600000000001E
-:04786700000000001D
-:04786800000000001C
-:04786900000000001B
-:04786A00000000001A
-:04786B000000000019
-:04786C000000000018
-:04786D000000000017
-:04786E000000000016
-:04786F000000000015
-:047870000000000014
-:047871000000000013
-:047872000000000012
-:047873000000000011
-:047874000000000010
-:04787500000000000F
-:04787600000000000E
-:04787700000000000D
-:04787800000000000C
-:04787900000000000B
-:04787A00000000000A
-:04787B000000000009
-:04787C000000000008
-:04787D000000000007
-:04787E000000000006
-:04787F000000000005
-:047880000000000004
-:047881000000000003
-:047882000000000002
-:047883000000000001
-:047884000000000000
-:0478850000000000FF
-:0478860000000000FE
-:0478870000000000FD
-:0478880000000000FC
-:0478890000000000FB
-:04788A0000000000FA
-:04788B0000000000F9
-:04788C0000000000F8
-:04788D0000000000F7
-:04788E0000000000F6
-:04788F0000000000F5
-:0478900000000000F4
-:0478910000000000F3
-:0478920000000000F2
-:0478930000000000F1
-:0478940000000000F0
-:0478950000000000EF
-:0478960000000000EE
-:0478970000000000ED
-:0478980000000000EC
-:0478990000000000EB
-:04789A0000000000EA
-:04789B0000000000E9
-:04789C0000000000E8
-:04789D0000000000E7
-:04789E0000000000E6
-:04789F0000000000E5
-:0478A00000000000E4
-:0478A10000000000E3
-:0478A20000000000E2
-:0478A30000000000E1
-:0478A40000000000E0
-:0478A50000000000DF
-:0478A60000000000DE
-:0478A70000000000DD
-:0478A80000000000DC
-:0478A90000000000DB
-:0478AA0000000000DA
-:0478AB0000000000D9
-:0478AC0000000000D8
-:0478AD0000000000D7
-:0478AE0000000000D6
-:0478AF0000000000D5
-:0478B00000000000D4
-:0478B10000000000D3
-:0478B20000000000D2
-:0478B30000000000D1
-:0478B40000000000D0
-:0478B50000000000CF
-:0478B60000000000CE
-:0478B70000000000CD
-:0478B80000000000CC
-:0478B90000000000CB
-:0478BA0000000000CA
-:0478BB0000000000C9
-:0478BC0000000000C8
-:0478BD0000000000C7
-:0478BE0000000000C6
-:0478BF0000000000C5
-:0478C00000000000C4
-:0478C10000000000C3
-:0478C20000000000C2
-:0478C30000000000C1
-:0478C40000000000C0
-:0478C50000000000BF
-:0478C60000000000BE
-:0478C70000000000BD
-:0478C80000000000BC
-:0478C90000000000BB
-:0478CA0000000000BA
-:0478CB0000000000B9
-:0478CC0000000000B8
-:0478CD0000000000B7
-:0478CE0000000000B6
-:0478CF0000000000B5
-:0478D00000000000B4
-:0478D10000000000B3
-:0478D20000000000B2
-:0478D30000000000B1
-:0478D40000000000B0
-:0478D50000000000AF
-:0478D60000000000AE
-:0478D70000000000AD
-:0478D80000000000AC
-:0478D90000000000AB
-:0478DA0000000000AA
-:0478DB0000000000A9
-:0478DC0000000000A8
-:0478DD0000000000A7
-:0478DE0000000000A6
-:0478DF0000000000A5
-:0478E00000000000A4
-:0478E10000000000A3
-:0478E20000000000A2
-:0478E30000000000A1
-:0478E40000000000A0
-:0478E500000000009F
-:0478E600000000009E
-:0478E700000000009D
-:0478E800000000009C
-:0478E900000000009B
-:0478EA00000000009A
-:0478EB000000000099
-:0478EC000000000098
-:0478ED000000000097
-:0478EE000000000096
-:0478EF000000000095
-:0478F0000000000094
-:0478F1000000000093
-:0478F2000000000092
-:0478F3000000000091
-:0478F4000000000090
-:0478F500000000008F
-:0478F600000000008E
-:0478F700000000008D
-:0478F800000000008C
-:0478F900000000008B
-:0478FA00000000008A
-:0478FB000000000089
-:0478FC000000000088
-:0478FD000000000087
-:0478FE000000000086
-:0478FF000000000085
-:047900000000000083
-:047901000000000082
-:047902000000000081
-:047903000000000080
-:04790400000000007F
-:04790500000000007E
-:04790600000000007D
-:04790700000000007C
-:04790800000000007B
-:04790900000000007A
-:04790A000000000079
-:04790B000000000078
-:04790C000000000077
-:04790D000000000076
-:04790E000000000075
-:04790F000000000074
-:047910000000000073
-:047911000000000072
-:047912000000000071
-:047913000000000070
-:04791400000000006F
-:04791500000000006E
-:04791600000000006D
-:04791700000000006C
-:04791800000000006B
-:04791900000000006A
-:04791A000000000069
-:04791B000000000068
-:04791C000000000067
-:04791D000000000066
-:04791E000000000065
-:04791F000000000064
-:047920000000000063
-:047921000000000062
-:047922000000000061
-:047923000000000060
-:04792400000000005F
-:04792500000000005E
-:04792600000000005D
-:04792700000000005C
-:04792800000000005B
-:04792900000000005A
-:04792A000000000059
-:04792B000000000058
-:04792C000000000057
-:04792D000000000056
-:04792E000000000055
-:04792F000000000054
-:047930000000000053
-:047931000000000052
-:047932000000000051
-:047933000000000050
-:04793400000000004F
-:04793500000000004E
-:04793600000000004D
-:04793700000000004C
-:04793800000000004B
-:04793900000000004A
-:04793A000000000049
-:04793B000000000048
-:04793C000000000047
-:04793D000000000046
-:04793E000000000045
-:04793F000000000044
-:047940000000000043
-:047941000000000042
-:047942000000000041
-:047943000000000040
-:04794400000000003F
-:04794500000000003E
-:04794600000000003D
-:04794700000000003C
-:04794800000000003B
-:04794900000000003A
-:04794A000000000039
-:04794B000000000038
-:04794C000000000037
-:04794D000000000036
-:04794E000000000035
-:04794F000000000034
-:047950000000000033
-:047951000000000032
-:047952000000000031
-:047953000000000030
-:04795400000000002F
-:04795500000000002E
-:04795600000000002D
-:04795700000000002C
-:04795800000000002B
-:04795900000000002A
-:04795A000000000029
-:04795B000000000028
-:04795C000000000027
-:04795D000000000026
-:04795E000000000025
-:04795F000000000024
-:047960000000000023
-:047961000000000022
-:047962000000000021
-:047963000000000020
-:04796400000000001F
-:04796500000000001E
-:04796600000000001D
-:04796700000000001C
-:04796800000000001B
-:04796900000000001A
-:04796A000000000019
-:04796B000000000018
-:04796C000000000017
-:04796D000000000016
-:04796E000000000015
-:04796F000000000014
-:047970000000000013
-:047971000000000012
-:047972000000000011
-:047973000000000010
-:04797400000000000F
-:04797500000000000E
-:04797600000000000D
-:04797700000000000C
-:04797800000000000B
-:04797900000000000A
-:04797A000000000009
-:04797B000000000008
-:04797C000000000007
-:04797D000000000006
-:04797E000000000005
-:04797F000000000004
-:047980000000000003
-:047981000000000002
-:047982000000000001
-:047983000000000000
-:0479840000000000FF
-:0479850000000000FE
-:0479860000000000FD
-:0479870000000000FC
-:0479880000000000FB
-:0479890000000000FA
-:04798A0000000000F9
-:04798B0000000000F8
-:04798C0000000000F7
-:04798D0000000000F6
-:04798E0000000000F5
-:04798F0000000000F4
-:0479900000000000F3
-:0479910000000000F2
-:0479920000000000F1
-:0479930000000000F0
-:0479940000000000EF
-:0479950000000000EE
-:0479960000000000ED
-:0479970000000000EC
-:0479980000000000EB
-:0479990000000000EA
-:04799A0000000000E9
-:04799B0000000000E8
-:04799C0000000000E7
-:04799D0000000000E6
-:04799E0000000000E5
-:04799F0000000000E4
-:0479A00000000000E3
-:0479A10000000000E2
-:0479A20000000000E1
-:0479A30000000000E0
-:0479A40000000000DF
-:0479A50000000000DE
-:0479A60000000000DD
-:0479A70000000000DC
-:0479A80000000000DB
-:0479A90000000000DA
-:0479AA0000000000D9
-:0479AB0000000000D8
-:0479AC0000000000D7
-:0479AD0000000000D6
-:0479AE0000000000D5
-:0479AF0000000000D4
-:0479B00000000000D3
-:0479B10000000000D2
-:0479B20000000000D1
-:0479B30000000000D0
-:0479B40000000000CF
-:0479B50000000000CE
-:0479B60000000000CD
-:0479B70000000000CC
-:0479B80000000000CB
-:0479B90000000000CA
-:0479BA0000000000C9
-:0479BB0000000000C8
-:0479BC0000000000C7
-:0479BD0000000000C6
-:0479BE0000000000C5
-:0479BF0000000000C4
-:0479C00000000000C3
-:0479C10000000000C2
-:0479C20000000000C1
-:0479C30000000000C0
-:0479C40000000000BF
-:0479C50000000000BE
-:0479C60000000000BD
-:0479C70000000000BC
-:0479C80000000000BB
-:0479C90000000000BA
-:0479CA0000000000B9
-:0479CB0000000000B8
-:0479CC0000000000B7
-:0479CD0000000000B6
-:0479CE0000000000B5
-:0479CF0000000000B4
-:0479D00000000000B3
-:0479D10000000000B2
-:0479D20000000000B1
-:0479D30000000000B0
-:0479D40000000000AF
-:0479D50000000000AE
-:0479D60000000000AD
-:0479D70000000000AC
-:0479D80000000000AB
-:0479D90000000000AA
-:0479DA0000000000A9
-:0479DB0000000000A8
-:0479DC0000000000A7
-:0479DD0000000000A6
-:0479DE0000000000A5
-:0479DF0000000000A4
-:0479E00000000000A3
-:0479E10000000000A2
-:0479E20000000000A1
-:0479E30000000000A0
-:0479E400000000009F
-:0479E500000000009E
-:0479E600000000009D
-:0479E700000000009C
-:0479E800000000009B
-:0479E900000000009A
-:0479EA000000000099
-:0479EB000000000098
-:0479EC000000000097
-:0479ED000000000096
-:0479EE000000000095
-:0479EF000000000094
-:0479F0000000000093
-:0479F1000000000092
-:0479F2000000000091
-:0479F3000000000090
-:0479F400000000008F
-:0479F500000000008E
-:0479F600000000008D
-:0479F700000000008C
-:0479F800000000008B
-:0479F900000000008A
-:0479FA000000000089
-:0479FB000000000088
-:0479FC000000000087
-:0479FD000000000086
-:0479FE000000000085
-:0479FF000000000084
-:047A00000000000082
-:047A01000000000081
-:047A02000000000080
-:047A0300000000007F
-:047A0400000000007E
-:047A0500000000007D
-:047A0600000000007C
-:047A0700000000007B
-:047A0800000000007A
-:047A09000000000079
-:047A0A000000000078
-:047A0B000000000077
-:047A0C000000000076
-:047A0D000000000075
-:047A0E000000000074
-:047A0F000000000073
-:047A10000000000072
-:047A11000000000071
-:047A12000000000070
-:047A1300000000006F
-:047A1400000000006E
-:047A1500000000006D
-:047A1600000000006C
-:047A1700000000006B
-:047A1800000000006A
-:047A19000000000069
-:047A1A000000000068
-:047A1B000000000067
-:047A1C000000000066
-:047A1D000000000065
-:047A1E000000000064
-:047A1F000000000063
-:047A20000000000062
-:047A21000000000061
-:047A22000000000060
-:047A2300000000005F
-:047A2400000000005E
-:047A2500000000005D
-:047A2600000000005C
-:047A2700000000005B
-:047A2800000000005A
-:047A29000000000059
-:047A2A000000000058
-:047A2B000000000057
-:047A2C000000000056
-:047A2D000000000055
-:047A2E000000000054
-:047A2F000000000053
-:047A30000000000052
-:047A31000000000051
-:047A32000000000050
-:047A3300000000004F
-:047A3400000000004E
-:047A3500000000004D
-:047A3600000000004C
-:047A3700000000004B
-:047A3800000000004A
-:047A39000000000049
-:047A3A000000000048
-:047A3B000000000047
-:047A3C000000000046
-:047A3D000000000045
-:047A3E000000000044
-:047A3F000000000043
-:047A40000000000042
-:047A41000000000041
-:047A42000000000040
-:047A4300000000003F
-:047A4400000000003E
-:047A4500000000003D
-:047A4600000000003C
-:047A4700000000003B
-:047A4800000000003A
-:047A49000000000039
-:047A4A000000000038
-:047A4B000000000037
-:047A4C000000000036
-:047A4D000000000035
-:047A4E000000000034
-:047A4F000000000033
-:047A50000000000032
-:047A51000000000031
-:047A52000000000030
-:047A5300000000002F
-:047A5400000000002E
-:047A5500000000002D
-:047A5600000000002C
-:047A5700000000002B
-:047A5800000000002A
-:047A59000000000029
-:047A5A000000000028
-:047A5B000000000027
-:047A5C000000000026
-:047A5D000000000025
-:047A5E000000000024
-:047A5F000000000023
-:047A60000000000022
-:047A61000000000021
-:047A62000000000020
-:047A6300000000001F
-:047A6400000000001E
-:047A6500000000001D
-:047A6600000000001C
-:047A6700000000001B
-:047A6800000000001A
-:047A69000000000019
-:047A6A000000000018
-:047A6B000000000017
-:047A6C000000000016
-:047A6D000000000015
-:047A6E000000000014
-:047A6F000000000013
-:047A70000000000012
-:047A71000000000011
-:047A72000000000010
-:047A7300000000000F
-:047A7400000000000E
-:047A7500000000000D
-:047A7600000000000C
-:047A7700000000000B
-:047A7800000000000A
-:047A79000000000009
-:047A7A000000000008
-:047A7B000000000007
-:047A7C000000000006
-:047A7D000000000005
-:047A7E000000000004
-:047A7F000000000003
-:047A80000000000002
-:047A81000000000001
-:047A82000000000000
-:047A830000000000FF
-:047A840000000000FE
-:047A850000000000FD
-:047A860000000000FC
-:047A870000000000FB
-:047A880000000000FA
-:047A890000000000F9
-:047A8A0000000000F8
-:047A8B0000000000F7
-:047A8C0000000000F6
-:047A8D0000000000F5
-:047A8E0000000000F4
-:047A8F0000000000F3
-:047A900000000000F2
-:047A910000000000F1
-:047A920000000000F0
-:047A930000000000EF
-:047A940000000000EE
-:047A950000000000ED
-:047A960000000000EC
-:047A970000000000EB
-:047A980000000000EA
-:047A990000000000E9
-:047A9A0000000000E8
-:047A9B0000000000E7
-:047A9C0000000000E6
-:047A9D0000000000E5
-:047A9E0000000000E4
-:047A9F0000000000E3
-:047AA00000000000E2
-:047AA10000000000E1
-:047AA20000000000E0
-:047AA30000000000DF
-:047AA40000000000DE
-:047AA50000000000DD
-:047AA60000000000DC
-:047AA70000000000DB
-:047AA80000000000DA
-:047AA90000000000D9
-:047AAA0000000000D8
-:047AAB0000000000D7
-:047AAC0000000000D6
-:047AAD0000000000D5
-:047AAE0000000000D4
-:047AAF0000000000D3
-:047AB00000000000D2
-:047AB10000000000D1
-:047AB20000000000D0
-:047AB30000000000CF
-:047AB40000000000CE
-:047AB50000000000CD
-:047AB60000000000CC
-:047AB70000000000CB
-:047AB80000000000CA
-:047AB90000000000C9
-:047ABA0000000000C8
-:047ABB0000000000C7
-:047ABC0000000000C6
-:047ABD0000000000C5
-:047ABE0000000000C4
-:047ABF0000000000C3
-:047AC00000000000C2
-:047AC10000000000C1
-:047AC20000000000C0
-:047AC30000000000BF
-:047AC40000000000BE
-:047AC50000000000BD
-:047AC60000000000BC
-:047AC70000000000BB
-:047AC80000000000BA
-:047AC90000000000B9
-:047ACA0000000000B8
-:047ACB0000000000B7
-:047ACC0000000000B6
-:047ACD0000000000B5
-:047ACE0000000000B4
-:047ACF0000000000B3
-:047AD00000000000B2
-:047AD10000000000B1
-:047AD20000000000B0
-:047AD30000000000AF
-:047AD40000000000AE
-:047AD50000000000AD
-:047AD60000000000AC
-:047AD70000000000AB
-:047AD80000000000AA
-:047AD90000000000A9
-:047ADA0000000000A8
-:047ADB0000000000A7
-:047ADC0000000000A6
-:047ADD0000000000A5
-:047ADE0000000000A4
-:047ADF0000000000A3
-:047AE00000000000A2
-:047AE10000000000A1
-:047AE20000000000A0
-:047AE300000000009F
-:047AE400000000009E
-:047AE500000000009D
-:047AE600000000009C
-:047AE700000000009B
-:047AE800000000009A
-:047AE9000000000099
-:047AEA000000000098
-:047AEB000000000097
-:047AEC000000000096
-:047AED000000000095
-:047AEE000000000094
-:047AEF000000000093
-:047AF0000000000092
-:047AF1000000000091
-:047AF2000000000090
-:047AF300000000008F
-:047AF400000000008E
-:047AF500000000008D
-:047AF600000000008C
-:047AF700000000008B
-:047AF800000000008A
-:047AF9000000000089
-:047AFA000000000088
-:047AFB000000000087
-:047AFC000000000086
-:047AFD000000000085
-:047AFE000000000084
-:047AFF000000000083
-:047B00000000000081
-:047B01000000000080
-:047B0200000000007F
-:047B0300000000007E
-:047B0400000000007D
-:047B0500000000007C
-:047B0600000000007B
-:047B0700000000007A
-:047B08000000000079
-:047B09000000000078
-:047B0A000000000077
-:047B0B000000000076
-:047B0C000000000075
-:047B0D000000000074
-:047B0E000000000073
-:047B0F000000000072
-:047B10000000000071
-:047B11000000000070
-:047B1200000000006F
-:047B1300000000006E
-:047B1400000000006D
-:047B1500000000006C
-:047B1600000000006B
-:047B1700000000006A
-:047B18000000000069
-:047B19000000000068
-:047B1A000000000067
-:047B1B000000000066
-:047B1C000000000065
-:047B1D000000000064
-:047B1E000000000063
-:047B1F000000000062
-:047B20000000000061
-:047B21000000000060
-:047B2200000000005F
-:047B2300000000005E
-:047B2400000000005D
-:047B2500000000005C
-:047B2600000000005B
-:047B2700000000005A
-:047B28000000000059
-:047B29000000000058
-:047B2A000000000057
-:047B2B000000000056
-:047B2C000000000055
-:047B2D000000000054
-:047B2E000000000053
-:047B2F000000000052
-:047B30000000000051
-:047B31000000000050
-:047B3200000000004F
-:047B3300000000004E
-:047B3400000000004D
-:047B3500000000004C
-:047B3600000000004B
-:047B3700000000004A
-:047B38000000000049
-:047B39000000000048
-:047B3A000000000047
-:047B3B000000000046
-:047B3C000000000045
-:047B3D000000000044
-:047B3E000000000043
-:047B3F000000000042
-:047B40000000000041
-:047B41000000000040
-:047B4200000000003F
-:047B4300000000003E
-:047B4400000000003D
-:047B4500000000003C
-:047B4600000000003B
-:047B4700000000003A
-:047B48000000000039
-:047B49000000000038
-:047B4A000000000037
-:047B4B000000000036
-:047B4C000000000035
-:047B4D000000000034
-:047B4E000000000033
-:047B4F000000000032
-:047B50000000000031
-:047B51000000000030
-:047B5200000000002F
-:047B5300000000002E
-:047B5400000000002D
-:047B5500000000002C
-:047B5600000000002B
-:047B5700000000002A
-:047B58000000000029
-:047B59000000000028
-:047B5A000000000027
-:047B5B000000000026
-:047B5C000000000025
-:047B5D000000000024
-:047B5E000000000023
-:047B5F000000000022
-:047B60000000000021
-:047B61000000000020
-:047B6200000000001F
-:047B6300000000001E
-:047B6400000000001D
-:047B6500000000001C
-:047B6600000000001B
-:047B6700000000001A
-:047B68000000000019
-:047B69000000000018
-:047B6A000000000017
-:047B6B000000000016
-:047B6C000000000015
-:047B6D000000000014
-:047B6E000000000013
-:047B6F000000000012
-:047B70000000000011
-:047B71000000000010
-:047B7200000000000F
-:047B7300000000000E
-:047B7400000000000D
-:047B7500000000000C
-:047B7600000000000B
-:047B7700000000000A
-:047B78000000000009
-:047B79000000000008
-:047B7A000000000007
-:047B7B000000000006
-:047B7C000000000005
-:047B7D000000000004
-:047B7E000000000003
-:047B7F000000000002
-:047B80000000000001
-:047B81000000000000
-:047B820000000000FF
-:047B830000000000FE
-:047B840000000000FD
-:047B850000000000FC
-:047B860000000000FB
-:047B870000000000FA
-:047B880000000000F9
-:047B890000000000F8
-:047B8A0000000000F7
-:047B8B0000000000F6
-:047B8C0000000000F5
-:047B8D0000000000F4
-:047B8E0000000000F3
-:047B8F0000000000F2
-:047B900000000000F1
-:047B910000000000F0
-:047B920000000000EF
-:047B930000000000EE
-:047B940000000000ED
-:047B950000000000EC
-:047B960000000000EB
-:047B970000000000EA
-:047B980000000000E9
-:047B990000000000E8
-:047B9A0000000000E7
-:047B9B0000000000E6
-:047B9C0000000000E5
-:047B9D0000000000E4
-:047B9E0000000000E3
-:047B9F0000000000E2
-:047BA00000000000E1
-:047BA10000000000E0
-:047BA20000000000DF
-:047BA30000000000DE
-:047BA40000000000DD
-:047BA50000000000DC
-:047BA60000000000DB
-:047BA70000000000DA
-:047BA80000000000D9
-:047BA90000000000D8
-:047BAA0000000000D7
-:047BAB0000000000D6
-:047BAC0000000000D5
-:047BAD0000000000D4
-:047BAE0000000000D3
-:047BAF0000000000D2
-:047BB00000000000D1
-:047BB10000000000D0
-:047BB20000000000CF
-:047BB30000000000CE
-:047BB40000000000CD
-:047BB50000000000CC
-:047BB60000000000CB
-:047BB70000000000CA
-:047BB80000000000C9
-:047BB90000000000C8
-:047BBA0000000000C7
-:047BBB0000000000C6
-:047BBC0000000000C5
-:047BBD0000000000C4
-:047BBE0000000000C3
-:047BBF0000000000C2
-:047BC00000000000C1
-:047BC10000000000C0
-:047BC20000000000BF
-:047BC30000000000BE
-:047BC40000000000BD
-:047BC50000000000BC
-:047BC60000000000BB
-:047BC70000000000BA
-:047BC80000000000B9
-:047BC90000000000B8
-:047BCA0000000000B7
-:047BCB0000000000B6
-:047BCC0000000000B5
-:047BCD0000000000B4
-:047BCE0000000000B3
-:047BCF0000000000B2
-:047BD00000000000B1
-:047BD10000000000B0
-:047BD20000000000AF
-:047BD30000000000AE
-:047BD40000000000AD
-:047BD50000000000AC
-:047BD60000000000AB
-:047BD70000000000AA
-:047BD80000000000A9
-:047BD90000000000A8
-:047BDA0000000000A7
-:047BDB0000000000A6
-:047BDC0000000000A5
-:047BDD0000000000A4
-:047BDE0000000000A3
-:047BDF0000000000A2
-:047BE00000000000A1
-:047BE10000000000A0
-:047BE200000000009F
-:047BE300000000009E
-:047BE400000000009D
-:047BE500000000009C
-:047BE600000000009B
-:047BE700000000009A
-:047BE8000000000099
-:047BE9000000000098
-:047BEA000000000097
-:047BEB000000000096
-:047BEC000000000095
-:047BED000000000094
-:047BEE000000000093
-:047BEF000000000092
-:047BF0000000000091
-:047BF1000000000090
-:047BF200000000008F
-:047BF300000000008E
-:047BF400000000008D
-:047BF500000000008C
-:047BF600000000008B
-:047BF700000000008A
-:047BF8000000000089
-:047BF9000000000088
-:047BFA000000000087
-:047BFB000000000086
-:047BFC000000000085
-:047BFD000000000084
-:047BFE000000000083
-:047BFF000000000082
-:047C00000000000080
-:047C0100000000007F
-:047C0200000000007E
-:047C0300000000007D
-:047C0400000000007C
-:047C0500000000007B
-:047C0600000000007A
-:047C07000000000079
-:047C08000000000078
-:047C09000000000077
-:047C0A000000000076
-:047C0B000000000075
-:047C0C000000000074
-:047C0D000000000073
-:047C0E000000000072
-:047C0F000000000071
-:047C10000000000070
-:047C1100000000006F
-:047C1200000000006E
-:047C1300000000006D
-:047C1400000000006C
-:047C1500000000006B
-:047C1600000000006A
-:047C17000000000069
-:047C18000000000068
-:047C19000000000067
-:047C1A000000000066
-:047C1B000000000065
-:047C1C000000000064
-:047C1D000000000063
-:047C1E000000000062
-:047C1F000000000061
-:047C20000000000060
-:047C2100000000005F
-:047C2200000000005E
-:047C2300000000005D
-:047C2400000000005C
-:047C2500000000005B
-:047C2600000000005A
-:047C27000000000059
-:047C28000000000058
-:047C29000000000057
-:047C2A000000000056
-:047C2B000000000055
-:047C2C000000000054
-:047C2D000000000053
-:047C2E000000000052
-:047C2F000000000051
-:047C30000000000050
-:047C3100000000004F
-:047C3200000000004E
-:047C3300000000004D
-:047C3400000000004C
-:047C3500000000004B
-:047C3600000000004A
-:047C37000000000049
-:047C38000000000048
-:047C39000000000047
-:047C3A000000000046
-:047C3B000000000045
-:047C3C000000000044
-:047C3D000000000043
-:047C3E000000000042
-:047C3F000000000041
-:047C40000000000040
-:047C4100000000003F
-:047C4200000000003E
-:047C4300000000003D
-:047C4400000000003C
-:047C4500000000003B
-:047C4600000000003A
-:047C47000000000039
-:047C48000000000038
-:047C49000000000037
-:047C4A000000000036
-:047C4B000000000035
-:047C4C000000000034
-:047C4D000000000033
-:047C4E000000000032
-:047C4F000000000031
-:047C50000000000030
-:047C5100000000002F
-:047C5200000000002E
-:047C5300000000002D
-:047C5400000000002C
-:047C5500000000002B
-:047C5600000000002A
-:047C57000000000029
-:047C58000000000028
-:047C59000000000027
-:047C5A000000000026
-:047C5B000000000025
-:047C5C000000000024
-:047C5D000000000023
-:047C5E000000000022
-:047C5F000000000021
-:047C60000000000020
-:047C6100000000001F
-:047C6200000000001E
-:047C6300000000001D
-:047C6400000000001C
-:047C6500000000001B
-:047C6600000000001A
-:047C67000000000019
-:047C68000000000018
-:047C69000000000017
-:047C6A000000000016
-:047C6B000000000015
-:047C6C000000000014
-:047C6D000000000013
-:047C6E000000000012
-:047C6F000000000011
-:047C70000000000010
-:047C7100000000000F
-:047C7200000000000E
-:047C7300000000000D
-:047C7400000000000C
-:047C7500000000000B
-:047C7600000000000A
-:047C77000000000009
-:047C78000000000008
-:047C79000000000007
-:047C7A000000000006
-:047C7B000000000005
-:047C7C000000000004
-:047C7D000000000003
-:047C7E000000000002
-:047C7F000000000001
-:047C80000000000000
-:047C810000000000FF
-:047C820000000000FE
-:047C830000000000FD
-:047C840000000000FC
-:047C850000000000FB
-:047C860000000000FA
-:047C870000000000F9
-:047C880000000000F8
-:047C890000000000F7
-:047C8A0000000000F6
-:047C8B0000000000F5
-:047C8C0000000000F4
-:047C8D0000000000F3
-:047C8E0000000000F2
-:047C8F0000000000F1
-:047C900000000000F0
-:047C910000000000EF
-:047C920000000000EE
-:047C930000000000ED
-:047C940000000000EC
-:047C950000000000EB
-:047C960000000000EA
-:047C970000000000E9
-:047C980000000000E8
-:047C990000000000E7
-:047C9A0000000000E6
-:047C9B0000000000E5
-:047C9C0000000000E4
-:047C9D0000000000E3
-:047C9E0000000000E2
-:047C9F0000000000E1
-:047CA00000000000E0
-:047CA10000000000DF
-:047CA20000000000DE
-:047CA30000000000DD
-:047CA40000000000DC
-:047CA50000000000DB
-:047CA60000000000DA
-:047CA70000000000D9
-:047CA80000000000D8
-:047CA90000000000D7
-:047CAA0000000000D6
-:047CAB0000000000D5
-:047CAC0000000000D4
-:047CAD0000000000D3
-:047CAE0000000000D2
-:047CAF0000000000D1
-:047CB00000000000D0
-:047CB10000000000CF
-:047CB20000000000CE
-:047CB30000000000CD
-:047CB40000000000CC
-:047CB50000000000CB
-:047CB60000000000CA
-:047CB70000000000C9
-:047CB80000000000C8
-:047CB90000000000C7
-:047CBA0000000000C6
-:047CBB0000000000C5
-:047CBC0000000000C4
-:047CBD0000000000C3
-:047CBE0000000000C2
-:047CBF0000000000C1
-:047CC00000000000C0
-:047CC10000000000BF
-:047CC20000000000BE
-:047CC30000000000BD
-:047CC40000000000BC
-:047CC50000000000BB
-:047CC60000000000BA
-:047CC70000000000B9
-:047CC80000000000B8
-:047CC90000000000B7
-:047CCA0000000000B6
-:047CCB0000000000B5
-:047CCC0000000000B4
-:047CCD0000000000B3
-:047CCE0000000000B2
-:047CCF0000000000B1
-:047CD00000000000B0
-:047CD10000000000AF
-:047CD20000000000AE
-:047CD30000000000AD
-:047CD40000000000AC
-:047CD50000000000AB
-:047CD60000000000AA
-:047CD70000000000A9
-:047CD80000000000A8
-:047CD90000000000A7
-:047CDA0000000000A6
-:047CDB0000000000A5
-:047CDC0000000000A4
-:047CDD0000000000A3
-:047CDE0000000000A2
-:047CDF0000000000A1
-:047CE00000000000A0
-:047CE100000000009F
-:047CE200000000009E
-:047CE300000000009D
-:047CE400000000009C
-:047CE500000000009B
-:047CE600000000009A
-:047CE7000000000099
-:047CE8000000000098
-:047CE9000000000097
-:047CEA000000000096
-:047CEB000000000095
-:047CEC000000000094
-:047CED000000000093
-:047CEE000000000092
-:047CEF000000000091
-:047CF0000000000090
-:047CF100000000008F
-:047CF200000000008E
-:047CF300000000008D
-:047CF400000000008C
-:047CF500000000008B
-:047CF600000000008A
-:047CF7000000000089
-:047CF8000000000088
-:047CF9000000000087
-:047CFA000000000086
-:047CFB000000000085
-:047CFC000000000084
-:047CFD000000000083
-:047CFE000000000082
-:047CFF000000000081
-:047D0000000000007F
-:047D0100000000007E
-:047D0200000000007D
-:047D0300000000007C
-:047D0400000000007B
-:047D0500000000007A
-:047D06000000000079
-:047D07000000000078
-:047D08000000000077
-:047D09000000000076
-:047D0A000000000075
-:047D0B000000000074
-:047D0C000000000073
-:047D0D000000000072
-:047D0E000000000071
-:047D0F000000000070
-:047D1000000000006F
-:047D1100000000006E
-:047D1200000000006D
-:047D1300000000006C
-:047D1400000000006B
-:047D1500000000006A
-:047D16000000000069
-:047D17000000000068
-:047D18000000000067
-:047D19000000000066
-:047D1A000000000065
-:047D1B000000000064
-:047D1C000000000063
-:047D1D000000000062
-:047D1E000000000061
-:047D1F000000000060
-:047D2000000000005F
-:047D2100000000005E
-:047D2200000000005D
-:047D2300000000005C
-:047D2400000000005B
-:047D2500000000005A
-:047D26000000000059
-:047D27000000000058
-:047D28000000000057
-:047D29000000000056
-:047D2A000000000055
-:047D2B000000000054
-:047D2C000000000053
-:047D2D000000000052
-:047D2E000000000051
-:047D2F000000000050
-:047D3000000000004F
-:047D3100000000004E
-:047D3200000000004D
-:047D3300000000004C
-:047D3400000000004B
-:047D3500000000004A
-:047D36000000000049
-:047D37000000000048
-:047D38000000000047
-:047D39000000000046
-:047D3A000000000045
-:047D3B000000000044
-:047D3C000000000043
-:047D3D000000000042
-:047D3E000000000041
-:047D3F000000000040
-:047D4000000000003F
-:047D4100000000003E
-:047D4200000000003D
-:047D4300000000003C
-:047D4400000000003B
-:047D4500000000003A
-:047D46000000000039
-:047D47000000000038
-:047D48000000000037
-:047D49000000000036
-:047D4A000000000035
-:047D4B000000000034
-:047D4C000000000033
-:047D4D000000000032
-:047D4E000000000031
-:047D4F000000000030
-:047D5000000000002F
-:047D5100000000002E
-:047D5200000000002D
-:047D5300000000002C
-:047D5400000000002B
-:047D5500000000002A
-:047D56000000000029
-:047D57000000000028
-:047D58000000000027
-:047D59000000000026
-:047D5A000000000025
-:047D5B000000000024
-:047D5C000000000023
-:047D5D000000000022
-:047D5E000000000021
-:047D5F000000000020
-:047D6000000000001F
-:047D6100000000001E
-:047D6200000000001D
-:047D6300000000001C
-:047D6400000000001B
-:047D6500000000001A
-:047D66000000000019
-:047D67000000000018
-:047D68000000000017
-:047D69000000000016
-:047D6A000000000015
-:047D6B000000000014
-:047D6C000000000013
-:047D6D000000000012
-:047D6E000000000011
-:047D6F000000000010
-:047D7000000000000F
-:047D7100000000000E
-:047D7200000000000D
-:047D7300000000000C
-:047D7400000000000B
-:047D7500000000000A
-:047D76000000000009
-:047D77000000000008
-:047D78000000000007
-:047D79000000000006
-:047D7A000000000005
-:047D7B000000000004
-:047D7C000000000003
-:047D7D000000000002
-:047D7E000000000001
-:047D7F000000000000
-:047D800000000000FF
-:047D810000000000FE
-:047D820000000000FD
-:047D830000000000FC
-:047D840000000000FB
-:047D850000000000FA
-:047D860000000000F9
-:047D870000000000F8
-:047D880000000000F7
-:047D890000000000F6
-:047D8A0000000000F5
-:047D8B0000000000F4
-:047D8C0000000000F3
-:047D8D0000000000F2
-:047D8E0000000000F1
-:047D8F0000000000F0
-:047D900000000000EF
-:047D910000000000EE
-:047D920000000000ED
-:047D930000000000EC
-:047D940000000000EB
-:047D950000000000EA
-:047D960000000000E9
-:047D970000000000E8
-:047D980000000000E7
-:047D990000000000E6
-:047D9A0000000000E5
-:047D9B0000000000E4
-:047D9C0000000000E3
-:047D9D0000000000E2
-:047D9E0000000000E1
-:047D9F0000000000E0
-:047DA00000000000DF
-:047DA10000000000DE
-:047DA20000000000DD
-:047DA30000000000DC
-:047DA40000000000DB
-:047DA50000000000DA
-:047DA60000000000D9
-:047DA70000000000D8
-:047DA80000000000D7
-:047DA90000000000D6
-:047DAA0000000000D5
-:047DAB0000000000D4
-:047DAC0000000000D3
-:047DAD0000000000D2
-:047DAE0000000000D1
-:047DAF0000000000D0
-:047DB00000000000CF
-:047DB10000000000CE
-:047DB20000000000CD
-:047DB30000000000CC
-:047DB40000000000CB
-:047DB50000000000CA
-:047DB60000000000C9
-:047DB70000000000C8
-:047DB80000000000C7
-:047DB90000000000C6
-:047DBA0000000000C5
-:047DBB0000000000C4
-:047DBC0000000000C3
-:047DBD0000000000C2
-:047DBE0000000000C1
-:047DBF0000000000C0
-:047DC00000000000BF
-:047DC10000000000BE
-:047DC20000000000BD
-:047DC30000000000BC
-:047DC40000000000BB
-:047DC50000000000BA
-:047DC60000000000B9
-:047DC70000000000B8
-:047DC80000000000B7
-:047DC90000000000B6
-:047DCA0000000000B5
-:047DCB0000000000B4
-:047DCC0000000000B3
-:047DCD0000000000B2
-:047DCE0000000000B1
-:047DCF0000000000B0
-:047DD00000000000AF
-:047DD10000000000AE
-:047DD20000000000AD
-:047DD30000000000AC
-:047DD40000000000AB
-:047DD50000000000AA
-:047DD60000000000A9
-:047DD70000000000A8
-:047DD80000000000A7
-:047DD90000000000A6
-:047DDA0000000000A5
-:047DDB0000000000A4
-:047DDC0000000000A3
-:047DDD0000000000A2
-:047DDE0000000000A1
-:047DDF0000000000A0
-:047DE000000000009F
-:047DE100000000009E
-:047DE200000000009D
-:047DE300000000009C
-:047DE400000000009B
-:047DE500000000009A
-:047DE6000000000099
-:047DE7000000000098
-:047DE8000000000097
-:047DE9000000000096
-:047DEA000000000095
-:047DEB000000000094
-:047DEC000000000093
-:047DED000000000092
-:047DEE000000000091
-:047DEF000000000090
-:047DF000000000008F
-:047DF100000000008E
-:047DF200000000008D
-:047DF300000000008C
-:047DF400000000008B
-:047DF500000000008A
-:047DF6000000000089
-:047DF7000000000088
-:047DF8000000000087
-:047DF9000000000086
-:047DFA000000000085
-:047DFB000000000084
-:047DFC000000000083
-:047DFD000000000082
-:047DFE000000000081
-:047DFF000000000080
-:047E0000000000007E
-:047E0100000000007D
-:047E0200000000007C
-:047E0300000000007B
-:047E0400000000007A
-:047E05000000000079
-:047E06000000000078
-:047E07000000000077
-:047E08000000000076
-:047E09000000000075
-:047E0A000000000074
-:047E0B000000000073
-:047E0C000000000072
-:047E0D000000000071
-:047E0E000000000070
-:047E0F00000000006F
-:047E1000000000006E
-:047E1100000000006D
-:047E1200000000006C
-:047E1300000000006B
-:047E1400000000006A
-:047E15000000000069
-:047E16000000000068
-:047E17000000000067
-:047E18000000000066
-:047E19000000000065
-:047E1A000000000064
-:047E1B000000000063
-:047E1C000000000062
-:047E1D000000000061
-:047E1E000000000060
-:047E1F00000000005F
-:047E2000000000005E
-:047E2100000000005D
-:047E2200000000005C
-:047E2300000000005B
-:047E2400000000005A
-:047E25000000000059
-:047E26000000000058
-:047E27000000000057
-:047E28000000000056
-:047E29000000000055
-:047E2A000000000054
-:047E2B000000000053
-:047E2C000000000052
-:047E2D000000000051
-:047E2E000000000050
-:047E2F00000000004F
-:047E3000000000004E
-:047E3100000000004D
-:047E3200000000004C
-:047E3300000000004B
-:047E3400000000004A
-:047E35000000000049
-:047E36000000000048
-:047E37000000000047
-:047E38000000000046
-:047E39000000000045
-:047E3A000000000044
-:047E3B000000000043
-:047E3C000000000042
-:047E3D000000000041
-:047E3E000000000040
-:047E3F00000000003F
-:047E4000000000003E
-:047E4100000000003D
-:047E4200000000003C
-:047E4300000000003B
-:047E4400000000003A
-:047E45000000000039
-:047E46000000000038
-:047E47000000000037
-:047E48000000000036
-:047E49000000000035
-:047E4A000000000034
-:047E4B000000000033
-:047E4C000000000032
-:047E4D000000000031
-:047E4E000000000030
-:047E4F00000000002F
-:047E5000000000002E
-:047E5100000000002D
-:047E5200000000002C
-:047E5300000000002B
-:047E5400000000002A
-:047E55000000000029
-:047E56000000000028
-:047E57000000000027
-:047E58000000000026
-:047E59000000000025
-:047E5A000000000024
-:047E5B000000000023
-:047E5C000000000022
-:047E5D000000000021
-:047E5E000000000020
-:047E5F00000000001F
-:047E6000000000001E
-:047E6100000000001D
-:047E6200000000001C
-:047E6300000000001B
-:047E6400000000001A
-:047E65000000000019
-:047E66000000000018
-:047E67000000000017
-:047E68000000000016
-:047E69000000000015
-:047E6A000000000014
-:047E6B000000000013
-:047E6C000000000012
-:047E6D000000000011
-:047E6E000000000010
-:047E6F00000000000F
-:047E7000000000000E
-:047E7100000000000D
-:047E7200000000000C
-:047E7300000000000B
-:047E7400000000000A
-:047E75000000000009
-:047E76000000000008
-:047E77000000000007
-:047E78000000000006
-:047E79000000000005
-:047E7A000000000004
-:047E7B000000000003
-:047E7C000000000002
-:047E7D000000000001
-:047E7E000000000000
-:047E7F0000000000FF
-:047E800000000000FE
-:047E810000000000FD
-:047E820000000000FC
-:047E830000000000FB
-:047E840000000000FA
-:047E850000000000F9
-:047E860000000000F8
-:047E870000000000F7
-:047E880000000000F6
-:047E890000000000F5
-:047E8A0000000000F4
-:047E8B0000000000F3
-:047E8C0000000000F2
-:047E8D0000000000F1
-:047E8E0000000000F0
-:047E8F0000000000EF
-:047E900000000000EE
-:047E910000000000ED
-:047E920000000000EC
-:047E930000000000EB
-:047E940000000000EA
-:047E950000000000E9
-:047E960000000000E8
-:047E970000000000E7
-:047E980000000000E6
-:047E990000000000E5
-:047E9A0000000000E4
-:047E9B0000000000E3
-:047E9C0000000000E2
-:047E9D0000000000E1
-:047E9E0000000000E0
-:047E9F0000000000DF
-:047EA00000000000DE
-:047EA10000000000DD
-:047EA20000000000DC
-:047EA30000000000DB
-:047EA40000000000DA
-:047EA50000000000D9
-:047EA60000000000D8
-:047EA70000000000D7
-:047EA80000000000D6
-:047EA90000000000D5
-:047EAA0000000000D4
-:047EAB0000000000D3
-:047EAC0000000000D2
-:047EAD0000000000D1
-:047EAE0000000000D0
-:047EAF0000000000CF
-:047EB00000000000CE
-:047EB10000000000CD
-:047EB20000000000CC
-:047EB30000000000CB
-:047EB40000000000CA
-:047EB50000000000C9
-:047EB60000000000C8
-:047EB70000000000C7
-:047EB80000000000C6
-:047EB90000000000C5
-:047EBA0000000000C4
-:047EBB0000000000C3
-:047EBC0000000000C2
-:047EBD0000000000C1
-:047EBE0000000000C0
-:047EBF0000000000BF
-:047EC00000000000BE
-:047EC10000000000BD
-:047EC20000000000BC
-:047EC30000000000BB
-:047EC40000000000BA
-:047EC50000000000B9
-:047EC60000000000B8
-:047EC70000000000B7
-:047EC80000000000B6
-:047EC90000000000B5
-:047ECA0000000000B4
-:047ECB0000000000B3
-:047ECC0000000000B2
-:047ECD0000000000B1
-:047ECE0000000000B0
-:047ECF0000000000AF
-:047ED00000000000AE
-:047ED10000000000AD
-:047ED20000000000AC
-:047ED30000000000AB
-:047ED40000000000AA
-:047ED50000000000A9
-:047ED60000000000A8
-:047ED70000000000A7
-:047ED80000000000A6
-:047ED90000000000A5
-:047EDA0000000000A4
-:047EDB0000000000A3
-:047EDC0000000000A2
-:047EDD0000000000A1
-:047EDE0000000000A0
-:047EDF00000000009F
-:047EE000000000009E
-:047EE100000000009D
-:047EE200000000009C
-:047EE300000000009B
-:047EE400000000009A
-:047EE5000000000099
-:047EE6000000000098
-:047EE7000000000097
-:047EE8000000000096
-:047EE9000000000095
-:047EEA000000000094
-:047EEB000000000093
-:047EEC000000000092
-:047EED000000000091
-:047EEE000000000090
-:047EEF00000000008F
-:047EF000000000008E
-:047EF100000000008D
-:047EF200000000008C
-:047EF300000000008B
-:047EF400000000008A
-:047EF5000000000089
-:047EF6000000000088
-:047EF7000000000087
-:047EF8000000000086
-:047EF9000000000085
-:047EFA000000000084
-:047EFB000000000083
-:047EFC000000000082
-:047EFD000000000081
-:047EFE000000000080
-:047EFF00000000007F
-:047F0000000000007D
-:047F0100000000007C
-:047F0200000000007B
-:047F0300000000007A
-:047F04000000000079
-:047F05000000000078
-:047F06000000000077
-:047F07000000000076
-:047F08000000000075
-:047F09000000000074
-:047F0A000000000073
-:047F0B000000000072
-:047F0C000000000071
-:047F0D000000000070
-:047F0E00000000006F
-:047F0F00000000006E
-:047F1000000000006D
-:047F1100000000006C
-:047F1200000000006B
-:047F1300000000006A
-:047F14000000000069
-:047F15000000000068
-:047F16000000000067
-:047F17000000000066
-:047F18000000000065
-:047F19000000000064
-:047F1A000000000063
-:047F1B000000000062
-:047F1C000000000061
-:047F1D000000000060
-:047F1E00000000005F
-:047F1F00000000005E
-:047F2000000000005D
-:047F2100000000005C
-:047F2200000000005B
-:047F2300000000005A
-:047F24000000000059
-:047F25000000000058
-:047F26000000000057
-:047F27000000000056
-:047F28000000000055
-:047F29000000000054
-:047F2A000000000053
-:047F2B000000000052
-:047F2C000000000051
-:047F2D000000000050
-:047F2E00000000004F
-:047F2F00000000004E
-:047F3000000000004D
-:047F3100000000004C
-:047F3200000000004B
-:047F3300000000004A
-:047F34000000000049
-:047F35000000000048
-:047F36000000000047
-:047F37000000000046
-:047F38000000000045
-:047F39000000000044
-:047F3A000000000043
-:047F3B000000000042
-:047F3C000000000041
-:047F3D000000000040
-:047F3E00000000003F
-:047F3F00000000003E
-:047F4000000000003D
-:047F4100000000003C
-:047F4200000000003B
-:047F4300000000003A
-:047F44000000000039
-:047F45000000000038
-:047F46000000000037
-:047F47000000000036
-:047F48000000000035
-:047F49000000000034
-:047F4A000000000033
-:047F4B000000000032
-:047F4C000000000031
-:047F4D000000000030
-:047F4E00000000002F
-:047F4F00000000002E
-:047F5000000000002D
-:047F5100000000002C
-:047F5200000000002B
-:047F5300000000002A
-:047F54000000000029
-:047F55000000000028
-:047F56000000000027
-:047F57000000000026
-:047F58000000000025
-:047F59000000000024
-:047F5A000000000023
-:047F5B000000000022
-:047F5C000000000021
-:047F5D000000000020
-:047F5E00000000001F
-:047F5F00000000001E
-:047F6000000000001D
-:047F6100000000001C
-:047F6200000000001B
-:047F6300000000001A
-:047F64000000000019
-:047F65000000000018
-:047F66000000000017
-:047F67000000000016
-:047F68000000000015
-:047F69000000000014
-:047F6A000000000013
-:047F6B000000000012
-:047F6C000000000011
-:047F6D000000000010
-:047F6E00000000000F
-:047F6F00000000000E
-:047F7000000000000D
-:047F7100000000000C
-:047F7200000000000B
-:047F7300000000000A
-:047F74000000000009
-:047F75000000000008
-:047F76000000000007
-:047F77000000000006
-:047F78000000000005
-:047F79000000000004
-:047F7A000000000003
-:047F7B000000000002
-:047F7C000000000001
-:047F7D000000000000
-:047F7E0000000000FF
-:047F7F0000000000FE
-:047F800000000000FD
-:047F810000000000FC
-:047F820000000000FB
-:047F830000000000FA
-:047F840000000000F9
-:047F850000000000F8
-:047F860000000000F7
-:047F870000000000F6
-:047F880000000000F5
-:047F890000000000F4
-:047F8A0000000000F3
-:047F8B0000000000F2
-:047F8C0000000000F1
-:047F8D0000000000F0
-:047F8E0000000000EF
-:047F8F0000000000EE
-:047F900000000000ED
-:047F910000000000EC
-:047F920000000000EB
-:047F930000000000EA
-:047F940000000000E9
-:047F950000000000E8
-:047F960000000000E7
-:047F970000000000E6
-:047F980000000000E5
-:047F990000000000E4
-:047F9A0000000000E3
-:047F9B0000000000E2
-:047F9C0000000000E1
-:047F9D0000000000E0
-:047F9E0000000000DF
-:047F9F0000000000DE
-:047FA00000000000DD
-:047FA10000000000DC
-:047FA20000000000DB
-:047FA30000000000DA
-:047FA40000000000D9
-:047FA50000000000D8
-:047FA60000000000D7
-:047FA70000000000D6
-:047FA80000000000D5
-:047FA90000000000D4
-:047FAA0000000000D3
-:047FAB0000000000D2
-:047FAC0000000000D1
-:047FAD0000000000D0
-:047FAE0000000000CF
-:047FAF0000000000CE
-:047FB00000000000CD
-:047FB10000000000CC
-:047FB20000000000CB
-:047FB30000000000CA
-:047FB40000000000C9
-:047FB50000000000C8
-:047FB60000000000C7
-:047FB70000000000C6
-:047FB80000000000C5
-:047FB90000000000C4
-:047FBA0000000000C3
-:047FBB0000000000C2
-:047FBC0000000000C1
-:047FBD0000000000C0
-:047FBE0000000000BF
-:047FBF0000000000BE
-:047FC00000000000BD
-:047FC10000000000BC
-:047FC20000000000BB
-:047FC30000000000BA
-:047FC40000000000B9
-:047FC50000000000B8
-:047FC60000000000B7
-:047FC70000000000B6
-:047FC80000000000B5
-:047FC90000000000B4
-:047FCA0000000000B3
-:047FCB0000000000B2
-:047FCC0000000000B1
-:047FCD0000000000B0
-:047FCE0000000000AF
-:047FCF0000000000AE
-:047FD00000000000AD
-:047FD10000000000AC
-:047FD20000000000AB
-:047FD30000000000AA
-:047FD40000000000A9
-:047FD50000000000A8
-:047FD60000000000A7
-:047FD70000000000A6
-:047FD80000000000A5
-:047FD90000000000A4
-:047FDA0000000000A3
-:047FDB0000000000A2
-:047FDC0000000000A1
-:047FDD0000000000A0
-:047FDE00000000009F
-:047FDF00000000009E
-:047FE000000000009D
-:047FE100000000009C
-:047FE200000000009B
-:047FE300000000009A
-:047FE4000000000099
-:047FE5000000000098
-:047FE6000000000097
-:047FE7000000000096
-:047FE8000000000095
-:047FE9000000000094
-:047FEA000000000093
-:047FEB000000000092
-:047FEC000000000091
-:047FED000000000090
-:047FEE00000000008F
-:047FEF00000000008E
-:047FF000000000008D
-:047FF100000000008C
-:047FF200000000008B
-:047FF300000000008A
-:047FF4000000000089
-:047FF5000000000088
-:047FF6000000000087
-:047FF7000000000086
-:047FF8000000000085
-:047FF9000000000084
-:047FFA000000000083
-:047FFB000000000082
-:047FFC000000000081
-:047FFD000000000080
-:047FFE00000000007F
-:047FFF00000000007E
-:04800000000000007C
-:04800100000000007B
-:04800200000000007A
-:048003000000000079
-:048004000000000078
-:048005000000000077
-:048006000000000076
-:048007000000000075
-:048008000000000074
-:048009000000000073
-:04800A000000000072
-:04800B000000000071
-:04800C000000000070
-:04800D00000000006F
-:04800E00000000006E
-:04800F00000000006D
-:04801000000000006C
-:04801100000000006B
-:04801200000000006A
-:048013000000000069
-:048014000000000068
-:048015000000000067
-:048016000000000066
-:048017000000000065
-:048018000000000064
-:048019000000000063
-:04801A000000000062
-:04801B000000000061
-:04801C000000000060
-:04801D00000000005F
-:04801E00000000005E
-:04801F00000000005D
-:04802000000000005C
-:04802100000000005B
-:04802200000000005A
-:048023000000000059
-:048024000000000058
-:048025000000000057
-:048026000000000056
-:048027000000000055
-:048028000000000054
-:048029000000000053
-:04802A000000000052
-:04802B000000000051
-:04802C000000000050
-:04802D00000000004F
-:04802E00000000004E
-:04802F00000000004D
-:04803000000000004C
-:04803100000000004B
-:04803200000000004A
-:048033000000000049
-:048034000000000048
-:048035000000000047
-:048036000000000046
-:048037000000000045
-:048038000000000044
-:048039000000000043
-:04803A000000000042
-:04803B000000000041
-:04803C000000000040
-:04803D00000000003F
-:04803E00000000003E
-:04803F00000000003D
-:04804000000000003C
-:04804100000000003B
-:04804200000000003A
-:048043000000000039
-:048044000000000038
-:048045000000000037
-:048046000000000036
-:048047000000000035
-:048048000000000034
-:048049000000000033
-:04804A000000000032
-:04804B000000000031
-:04804C000000000030
-:04804D00000000002F
-:04804E00000000002E
-:04804F00000000002D
-:04805000000000002C
-:04805100000000002B
-:04805200000000002A
-:048053000000000029
-:048054000000000028
-:048055000000000027
-:048056000000000026
-:048057000000000025
-:048058000000000024
-:048059000000000023
-:04805A000000000022
-:04805B000000000021
-:04805C000000000020
-:04805D00000000001F
-:04805E00000000001E
-:04805F00000000001D
-:04806000000000001C
-:04806100000000001B
-:04806200000000001A
-:048063000000000019
-:048064000000000018
-:048065000000000017
-:048066000000000016
-:048067000000000015
-:048068000000000014
-:048069000000000013
-:04806A000000000012
-:04806B000000000011
-:04806C000000000010
-:04806D00000000000F
-:04806E00000000000E
-:04806F00000000000D
-:04807000000000000C
-:04807100000000000B
-:04807200000000000A
-:048073000000000009
-:048074000000000008
-:048075000000000007
-:048076000000000006
-:048077000000000005
-:048078000000000004
-:048079000000000003
-:04807A000000000002
-:04807B000000000001
-:04807C000000000000
-:04807D0000000000FF
-:04807E0000000000FE
-:04807F0000000000FD
-:0480800000000000FC
-:0480810000000000FB
-:0480820000000000FA
-:0480830000000000F9
-:0480840000000000F8
-:0480850000000000F7
-:0480860000000000F6
-:0480870000000000F5
-:0480880000000000F4
-:0480890000000000F3
-:04808A0000000000F2
-:04808B0000000000F1
-:04808C0000000000F0
-:04808D0000000000EF
-:04808E0000000000EE
-:04808F0000000000ED
-:0480900000000000EC
-:0480910000000000EB
-:0480920000000000EA
-:0480930000000000E9
-:0480940000000000E8
-:0480950000000000E7
-:0480960000000000E6
-:0480970000000000E5
-:0480980000000000E4
-:0480990000000000E3
-:04809A0000000000E2
-:04809B0000000000E1
-:04809C0000000000E0
-:04809D0000000000DF
-:04809E0000000000DE
-:04809F0000000000DD
-:0480A00000000000DC
-:0480A10000000000DB
-:0480A20000000000DA
-:0480A30000000000D9
-:0480A40000000000D8
-:0480A50000000000D7
-:0480A60000000000D6
-:0480A70000000000D5
-:0480A80000000000D4
-:0480A90000000000D3
-:0480AA0000000000D2
-:0480AB0000000000D1
-:0480AC0000000000D0
-:0480AD0000000000CF
-:0480AE0000000000CE
-:0480AF0000000000CD
-:0480B00000000000CC
-:0480B10000000000CB
-:0480B20000000000CA
-:0480B30000000000C9
-:0480B40000000000C8
-:0480B50000000000C7
-:0480B60000000000C6
-:0480B70000000000C5
-:0480B80000000000C4
-:0480B90000000000C3
-:0480BA0000000000C2
-:0480BB0000000000C1
-:0480BC0000000000C0
-:0480BD0000000000BF
-:0480BE0000000000BE
-:0480BF0000000000BD
-:0480C00000000000BC
-:0480C10000000000BB
-:0480C20000000000BA
-:0480C30000000000B9
-:0480C40000000000B8
-:0480C50000000000B7
-:0480C60000000000B6
-:0480C70000000000B5
-:0480C80000000000B4
-:0480C90000000000B3
-:0480CA0000000000B2
-:0480CB0000000000B1
-:0480CC0000000000B0
-:0480CD0000000000AF
-:0480CE0000000000AE
-:0480CF0000000000AD
-:0480D00000000000AC
-:0480D10000000000AB
-:0480D20000000000AA
-:0480D30000000000A9
-:0480D40000000000A8
-:0480D50000000000A7
-:0480D60000000000A6
-:0480D70000000000A5
-:0480D80000000000A4
-:0480D90000000000A3
-:0480DA0000000000A2
-:0480DB0000000000A1
-:0480DC0000000000A0
-:0480DD00000000009F
-:0480DE00000000009E
-:0480DF00000000009D
-:0480E000000000009C
-:0480E100000000009B
-:0480E200000000009A
-:0480E3000000000099
-:0480E4000000000098
-:0480E5000000000097
-:0480E6000000000096
-:0480E7000000000095
-:0480E8000000000094
-:0480E9000000000093
-:0480EA000000000092
-:0480EB000000000091
-:0480EC000000000090
-:0480ED00000000008F
-:0480EE00000000008E
-:0480EF00000000008D
-:0480F000000000008C
-:0480F100000000008B
-:0480F200000000008A
-:0480F3000000000089
-:0480F4000000000088
-:0480F5000000000087
-:0480F6000000000086
-:0480F7000000000085
-:0480F8000000000084
-:0480F9000000000083
-:0480FA000000000082
-:0480FB000000000081
-:0480FC000000000080
-:0480FD00000000007F
-:0480FE00000000007E
-:0480FF00000000007D
-:04810000000000007B
-:04810100000000007A
-:048102000000000079
-:048103000000000078
-:048104000000000077
-:048105000000000076
-:048106000000000075
-:048107000000000074
-:048108000000000073
-:048109000000000072
-:04810A000000000071
-:04810B000000000070
-:04810C00000000006F
-:04810D00000000006E
-:04810E00000000006D
-:04810F00000000006C
-:04811000000000006B
-:04811100000000006A
-:048112000000000069
-:048113000000000068
-:048114000000000067
-:048115000000000066
-:048116000000000065
-:048117000000000064
-:048118000000000063
-:048119000000000062
-:04811A000000000061
-:04811B000000000060
-:04811C00000000005F
-:04811D00000000005E
-:04811E00000000005D
-:04811F00000000005C
-:04812000000000005B
-:04812100000000005A
-:048122000000000059
-:048123000000000058
-:048124000000000057
-:048125000000000056
-:048126000000000055
-:048127000000000054
-:048128000000000053
-:048129000000000052
-:04812A000000000051
-:04812B000000000050
-:04812C00000000004F
-:04812D00000000004E
-:04812E00000000004D
-:04812F00000000004C
-:04813000000000004B
-:04813100000000004A
-:048132000000000049
-:048133000000000048
-:048134000000000047
-:048135000000000046
-:048136000000000045
-:048137000000000044
-:048138000000000043
-:048139000000000042
-:04813A000000000041
-:04813B000000000040
-:04813C00000000003F
-:04813D00000000003E
-:04813E00000000003D
-:04813F00000000003C
-:04814000000000003B
-:04814100000000003A
-:048142000000000039
-:048143000000000038
-:048144000000000037
-:048145000000000036
-:048146000000000035
-:048147000000000034
-:048148000000000033
-:048149000000000032
-:04814A000000000031
-:04814B000000000030
-:04814C00000000002F
-:04814D00000000002E
-:04814E00000000002D
-:04814F00000000002C
-:04815000000000002B
-:04815100000000002A
-:048152000000000029
-:048153000000000028
-:048154000000000027
-:048155000000000026
-:048156000000000025
-:048157000000000024
-:048158000000000023
-:048159000000000022
-:04815A000000000021
-:04815B000000000020
-:04815C00000000001F
-:04815D00000000001E
-:04815E00000000001D
-:04815F00000000001C
-:04816000000000001B
-:04816100000000001A
-:048162000000000019
-:048163000000000018
-:048164000000000017
-:048165000000000016
-:048166000000000015
-:048167000000000014
-:048168000000000013
-:048169000000000012
-:04816A000000000011
-:04816B000000000010
-:04816C00000000000F
-:04816D00000000000E
-:04816E00000000000D
-:04816F00000000000C
-:04817000000000000B
-:04817100000000000A
-:048172000000000009
-:048173000000000008
-:048174000000000007
-:048175000000000006
-:048176000000000005
-:048177000000000004
-:048178000000000003
-:048179000000000002
-:04817A000000000001
-:04817B000000000000
-:04817C0000000000FF
-:04817D0000000000FE
-:04817E0000000000FD
-:04817F0000000000FC
-:0481800000000000FB
-:0481810000000000FA
-:0481820000000000F9
-:0481830000000000F8
-:0481840000000000F7
-:0481850000000000F6
-:0481860000000000F5
-:0481870000000000F4
-:0481880000000000F3
-:0481890000000000F2
-:04818A0000000000F1
-:04818B0000000000F0
-:04818C0000000000EF
-:04818D0000000000EE
-:04818E0000000000ED
-:04818F0000000000EC
-:0481900000000000EB
-:0481910000000000EA
-:0481920000000000E9
-:0481930000000000E8
-:0481940000000000E7
-:0481950000000000E6
-:0481960000000000E5
-:0481970000000000E4
-:0481980000000000E3
-:0481990000000000E2
-:04819A0000000000E1
-:04819B0000000000E0
-:04819C0000000000DF
-:04819D0000000000DE
-:04819E0000000000DD
-:04819F0000000000DC
-:0481A00000000000DB
-:0481A10000000000DA
-:0481A20000000000D9
-:0481A30000000000D8
-:0481A40000000000D7
-:0481A50000000000D6
-:0481A60000000000D5
-:0481A70000000000D4
-:0481A80000000000D3
-:0481A90000000000D2
-:0481AA0000000000D1
-:0481AB0000000000D0
-:0481AC0000000000CF
-:0481AD0000000000CE
-:0481AE0000000000CD
-:0481AF0000000000CC
-:0481B00000000000CB
-:0481B10000000000CA
-:0481B20000000000C9
-:0481B30000000000C8
-:0481B40000000000C7
-:0481B50000000000C6
-:0481B60000000000C5
-:0481B70000000000C4
-:0481B80000000000C3
-:0481B90000000000C2
-:0481BA0000000000C1
-:0481BB0000000000C0
-:0481BC0000000000BF
-:0481BD0000000000BE
-:0481BE0000000000BD
-:0481BF0000000000BC
-:0481C00000000000BB
-:0481C10000000000BA
-:0481C20000000000B9
-:0481C30000000000B8
-:0481C40000000000B7
-:0481C50000000000B6
-:0481C60000000000B5
-:0481C70000000000B4
-:0481C80000000000B3
-:0481C90000000000B2
-:0481CA0000000000B1
-:0481CB0000000000B0
-:0481CC0000000000AF
-:0481CD0000000000AE
-:0481CE0000000000AD
-:0481CF0000000000AC
-:0481D00000000000AB
-:0481D10000000000AA
-:0481D20000000000A9
-:0481D30000000000A8
-:0481D40000000000A7
-:0481D50000000000A6
-:0481D60000000000A5
-:0481D70000000000A4
-:0481D80000000000A3
-:0481D90000000000A2
-:0481DA0000000000A1
-:0481DB0000000000A0
-:0481DC00000000009F
-:0481DD00000000009E
-:0481DE00000000009D
-:0481DF00000000009C
-:0481E000000000009B
-:0481E100000000009A
-:0481E2000000000099
-:0481E3000000000098
-:0481E4000000000097
-:0481E5000000000096
-:0481E6000000000095
-:0481E7000000000094
-:0481E8000000000093
-:0481E9000000000092
-:0481EA000000000091
-:0481EB000000000090
-:0481EC00000000008F
-:0481ED00000000008E
-:0481EE00000000008D
-:0481EF00000000008C
-:0481F000000000008B
-:0481F100000000008A
-:0481F2000000000089
-:0481F3000000000088
-:0481F4000000000087
-:0481F5000000000086
-:0481F6000000000085
-:0481F7000000000084
-:0481F8000000000083
-:0481F9000000000082
-:0481FA000000000081
-:0481FB000000000080
-:0481FC00000000007F
-:0481FD00000000007E
-:0481FE00000000007D
-:0481FF00000000007C
-:04820000000000007A
-:048201000000000079
-:048202000000000078
-:048203000000000077
-:048204000000000076
-:048205000000000075
-:048206000000000074
-:048207000000000073
-:048208000000000072
-:048209000000000071
-:04820A000000000070
-:04820B00000000006F
-:04820C00000000006E
-:04820D00000000006D
-:04820E00000000006C
-:04820F00000000006B
-:04821000000000006A
-:048211000000000069
-:048212000000000068
-:048213000000000067
-:048214000000000066
-:048215000000000065
-:048216000000000064
-:048217000000000063
-:048218000000000062
-:048219000000000061
-:04821A000000000060
-:04821B00000000005F
-:04821C00000000005E
-:04821D00000000005D
-:04821E00000000005C
-:04821F00000000005B
-:04822000000000005A
-:048221000000000059
-:048222000000000058
-:048223000000000057
-:048224000000000056
-:048225000000000055
-:048226000000000054
-:048227000000000053
-:048228000000000052
-:048229000000000051
-:04822A000000000050
-:04822B00000000004F
-:04822C00000000004E
-:04822D00000000004D
-:04822E00000000004C
-:04822F00000000004B
-:04823000000000004A
-:048231000000000049
-:048232000000000048
-:048233000000000047
-:048234000000000046
-:048235000000000045
-:048236000000000044
-:048237000000000043
-:048238000000000042
-:048239000000000041
-:04823A000000000040
-:04823B00000000003F
-:04823C00000000003E
-:04823D00000000003D
-:04823E00000000003C
-:04823F00000000003B
-:04824000000000003A
-:048241000000000039
-:048242000000000038
-:048243000000000037
-:048244000000000036
-:048245000000000035
-:048246000000000034
-:048247000000000033
-:048248000000000032
-:048249000000000031
-:04824A000000000030
-:04824B00000000002F
-:04824C00000000002E
-:04824D00000000002D
-:04824E00000000002C
-:04824F00000000002B
-:04825000000000002A
-:048251000000000029
-:048252000000000028
-:048253000000000027
-:048254000000000026
-:048255000000000025
-:048256000000000024
-:048257000000000023
-:048258000000000022
-:048259000000000021
-:04825A000000000020
-:04825B00000000001F
-:04825C00000000001E
-:04825D00000000001D
-:04825E00000000001C
-:04825F00000000001B
-:04826000000000001A
-:048261000000000019
-:048262000000000018
-:048263000000000017
-:048264000000000016
-:048265000000000015
-:048266000000000014
-:048267000000000013
-:048268000000000012
-:048269000000000011
-:04826A000000000010
-:04826B00000000000F
-:04826C00000000000E
-:04826D00000000000D
-:04826E00000000000C
-:04826F00000000000B
-:04827000000000000A
-:048271000000000009
-:048272000000000008
-:048273000000000007
-:048274000000000006
-:048275000000000005
-:048276000000000004
-:048277000000000003
-:048278000000000002
-:048279000000000001
-:04827A000000000000
-:04827B0000000000FF
-:04827C0000000000FE
-:04827D0000000000FD
-:04827E0000000000FC
-:04827F0000000000FB
-:0482800000000000FA
-:0482810000000000F9
-:0482820000000000F8
-:0482830000000000F7
-:0482840000000000F6
-:0482850000000000F5
-:0482860000000000F4
-:0482870000000000F3
-:0482880000000000F2
-:0482890000000000F1
-:04828A0000000000F0
-:04828B0000000000EF
-:04828C0000000000EE
-:04828D0000000000ED
-:04828E0000000000EC
-:04828F0000000000EB
-:0482900000000000EA
-:0482910000000000E9
-:0482920000000000E8
-:0482930000000000E7
-:0482940000000000E6
-:0482950000000000E5
-:0482960000000000E4
-:0482970000000000E3
-:0482980000000000E2
-:0482990000000000E1
-:04829A0000000000E0
-:04829B0000000000DF
-:04829C0000000000DE
-:04829D0000000000DD
-:04829E0000000000DC
-:04829F0000000000DB
-:0482A00000000000DA
-:0482A10000000000D9
-:0482A20000000000D8
-:0482A30000000000D7
-:0482A40000000000D6
-:0482A50000000000D5
-:0482A60000000000D4
-:0482A70000000000D3
-:0482A80000000000D2
-:0482A90000000000D1
-:0482AA0000000000D0
-:0482AB0000000000CF
-:0482AC0000000000CE
-:0482AD0000000000CD
-:0482AE0000000000CC
-:0482AF0000000000CB
-:0482B00000000000CA
-:0482B10000000000C9
-:0482B20000000000C8
-:0482B30000000000C7
-:0482B40000000000C6
-:0482B50000000000C5
-:0482B60000000000C4
-:0482B70000000000C3
-:0482B80000000000C2
-:0482B90000000000C1
-:0482BA0000000000C0
-:0482BB0000000000BF
-:0482BC0000000000BE
-:0482BD0000000000BD
-:0482BE0000000000BC
-:0482BF0000000000BB
-:0482C00000000000BA
-:0482C10000000000B9
-:0482C20000000000B8
-:0482C30000000000B7
-:0482C40000000000B6
-:0482C50000000000B5
-:0482C60000000000B4
-:0482C70000000000B3
-:0482C80000000000B2
-:0482C90000000000B1
-:0482CA0000000000B0
-:0482CB0000000000AF
-:0482CC0000000000AE
-:0482CD0000000000AD
-:0482CE0000000000AC
-:0482CF0000000000AB
-:0482D00000000000AA
-:0482D10000000000A9
-:0482D20000000000A8
-:0482D30000000000A7
-:0482D40000000000A6
-:0482D50000000000A5
-:0482D60000000000A4
-:0482D70000000000A3
-:0482D80000000000A2
-:0482D90000000000A1
-:0482DA0000000000A0
-:0482DB00000000009F
-:0482DC00000000009E
-:0482DD00000000009D
-:0482DE00000000009C
-:0482DF00000000009B
-:0482E000000000009A
-:0482E1000000000099
-:0482E2000000000098
-:0482E3000000000097
-:0482E4000000000096
-:0482E5000000000095
-:0482E6000000000094
-:0482E7000000000093
-:0482E8000000000092
-:0482E9000000000091
-:0482EA000000000090
-:0482EB00000000008F
-:0482EC00000000008E
-:0482ED00000000008D
-:0482EE00000000008C
-:0482EF00000000008B
-:0482F000000000008A
-:0482F1000000000089
-:0482F2000000000088
-:0482F3000000000087
-:0482F4000000000086
-:0482F5000000000085
-:0482F6000000000084
-:0482F7000000000083
-:0482F8000000000082
-:0482F9000000000081
-:0482FA000000000080
-:0482FB00000000007F
-:0482FC00000000007E
-:0482FD00000000007D
-:0482FE00000000007C
-:0482FF00000000007B
-:048300000000000079
-:048301000000000078
-:048302000000000077
-:048303000000000076
-:048304000000000075
-:048305000000000074
-:048306000000000073
-:048307000000000072
-:048308000000000071
-:048309000000000070
-:04830A00000000006F
-:04830B00000000006E
-:04830C00000000006D
-:04830D00000000006C
-:04830E00000000006B
-:04830F00000000006A
-:048310000000000069
-:048311000000000068
-:048312000000000067
-:048313000000000066
-:048314000000000065
-:048315000000000064
-:048316000000000063
-:048317000000000062
-:048318000000000061
-:048319000000000060
-:04831A00000000005F
-:04831B00000000005E
-:04831C00000000005D
-:04831D00000000005C
-:04831E00000000005B
-:04831F00000000005A
-:048320000000000059
-:048321000000000058
-:048322000000000057
-:048323000000000056
-:048324000000000055
-:048325000000000054
-:048326000000000053
-:048327000000000052
-:048328000000000051
-:048329000000000050
-:04832A00000000004F
-:04832B00000000004E
-:04832C00000000004D
-:04832D00000000004C
-:04832E00000000004B
-:04832F00000000004A
-:048330000000000049
-:048331000000000048
-:048332000000000047
-:048333000000000046
-:048334000000000045
-:048335000000000044
-:048336000000000043
-:048337000000000042
-:048338000000000041
-:048339000000000040
-:04833A00000000003F
-:04833B00000000003E
-:04833C00000000003D
-:04833D00000000003C
-:04833E00000000003B
-:04833F00000000003A
-:048340000000000039
-:048341000000000038
-:048342000000000037
-:048343000000000036
-:048344000000000035
-:048345000000000034
-:048346000000000033
-:048347000000000032
-:048348000000000031
-:048349000000000030
-:04834A00000000002F
-:04834B00000000002E
-:04834C00000000002D
-:04834D00000000002C
-:04834E00000000002B
-:04834F00000000002A
-:048350000000000029
-:048351000000000028
-:048352000000000027
-:048353000000000026
-:048354000000000025
-:048355000000000024
-:048356000000000023
-:048357000000000022
-:048358000000000021
-:048359000000000020
-:04835A00000000001F
-:04835B00000000001E
-:04835C00000000001D
-:04835D00000000001C
-:04835E00000000001B
-:04835F00000000001A
-:048360000000000019
-:048361000000000018
-:048362000000000017
-:048363000000000016
-:048364000000000015
-:048365000000000014
-:048366000000000013
-:048367000000000012
-:048368000000000011
-:048369000000000010
-:04836A00000000000F
-:04836B00000000000E
-:04836C00000000000D
-:04836D00000000000C
-:04836E00000000000B
-:04836F00000000000A
-:048370000000000009
-:048371000000000008
-:048372000000000007
-:048373000000000006
-:048374000000000005
-:048375000000000004
-:048376000000000003
-:048377000000000002
-:048378000000000001
-:048379000000000000
-:04837A0000000000FF
-:04837B0000000000FE
-:04837C0000000000FD
-:04837D0000000000FC
-:04837E0000000000FB
-:04837F0000000000FA
-:0483800000000000F9
-:0483810000000000F8
-:0483820000000000F7
-:0483830000000000F6
-:0483840000000000F5
-:0483850000000000F4
-:0483860000000000F3
-:0483870000000000F2
-:0483880000000000F1
-:0483890000000000F0
-:04838A0000000000EF
-:04838B0000000000EE
-:04838C0000000000ED
-:04838D0000000000EC
-:04838E0000000000EB
-:04838F0000000000EA
-:0483900000000000E9
-:0483910000000000E8
-:0483920000000000E7
-:0483930000000000E6
-:0483940000000000E5
-:0483950000000000E4
-:0483960000000000E3
-:0483970000000000E2
-:0483980000000000E1
-:0483990000000000E0
-:04839A0000000000DF
-:04839B0000000000DE
-:04839C0000000000DD
-:04839D0000000000DC
-:04839E0000000000DB
-:04839F0000000000DA
-:0483A00000000000D9
-:0483A10000000000D8
-:0483A20000000000D7
-:0483A30000000000D6
-:0483A40000000000D5
-:0483A50000000000D4
-:0483A60000000000D3
-:0483A70000000000D2
-:0483A80000000000D1
-:0483A90000000000D0
-:0483AA0000000000CF
-:0483AB0000000000CE
-:0483AC0000000000CD
-:0483AD0000000000CC
-:0483AE0000000000CB
-:0483AF0000000000CA
-:0483B00000000000C9
-:0483B10000000000C8
-:0483B20000000000C7
-:0483B30000000000C6
-:0483B40000000000C5
-:0483B50000000000C4
-:0483B60000000000C3
-:0483B70000000000C2
-:0483B80000000000C1
-:0483B90000000000C0
-:0483BA0000000000BF
-:0483BB0000000000BE
-:0483BC0000000000BD
-:0483BD0000000000BC
-:0483BE0000000000BB
-:0483BF0000000000BA
-:0483C00000000000B9
-:0483C10000000000B8
-:0483C20000000000B7
-:0483C30000000000B6
-:0483C40000000000B5
-:0483C50000000000B4
-:0483C60000000000B3
-:0483C70000000000B2
-:0483C80000000000B1
-:0483C90000000000B0
-:0483CA0000000000AF
-:0483CB0000000000AE
-:0483CC0000000000AD
-:0483CD0000000000AC
-:0483CE0000000000AB
-:0483CF0000000000AA
-:0483D00000000000A9
-:0483D10000000000A8
-:0483D20000000000A7
-:0483D30000000000A6
-:0483D40000000000A5
-:0483D50000000000A4
-:0483D60000000000A3
-:0483D70000000000A2
-:0483D80000000000A1
-:0483D90000000000A0
-:0483DA00000000009F
-:0483DB00000000009E
-:0483DC00000000009D
-:0483DD00000000009C
-:0483DE00000000009B
-:0483DF00000000009A
-:0483E0000000000099
-:0483E1000000000098
-:0483E2000000000097
-:0483E3000000000096
-:0483E4000000000095
-:0483E5000000000094
-:0483E6000000000093
-:0483E7000000000092
-:0483E8000000000091
-:0483E9000000000090
-:0483EA00000000008F
-:0483EB00000000008E
-:0483EC00000000008D
-:0483ED00000000008C
-:0483EE00000000008B
-:0483EF00000000008A
-:0483F0000000000089
-:0483F1000000000088
-:0483F2000000000087
-:0483F3000000000086
-:0483F4000000000085
-:0483F5000000000084
-:0483F6000000000083
-:0483F7000000000082
-:0483F8000000000081
-:0483F9000000000080
-:0483FA00000000007F
-:0483FB00000000007E
-:0483FC00000000007D
-:0483FD00000000007C
-:0483FE00000000007B
-:0483FF00000000007A
-:048400000000000078
-:048401000000000077
-:048402000000000076
-:048403000000000075
-:048404000000000074
-:048405000000000073
-:048406000000000072
-:048407000000000071
-:048408000000000070
-:04840900000000006F
-:04840A00000000006E
-:04840B00000000006D
-:04840C00000000006C
-:04840D00000000006B
-:04840E00000000006A
-:04840F000000000069
-:048410000000000068
-:048411000000000067
-:048412000000000066
-:048413000000000065
-:048414000000000064
-:048415000000000063
-:048416000000000062
-:048417000000000061
-:048418000000000060
-:04841900000000005F
-:04841A00000000005E
-:04841B00000000005D
-:04841C00000000005C
-:04841D00000000005B
-:04841E00000000005A
-:04841F000000000059
-:048420000000000058
-:048421000000000057
-:048422000000000056
-:048423000000000055
-:048424000000000054
-:048425000000000053
-:048426000000000052
-:048427000000000051
-:048428000000000050
-:04842900000000004F
-:04842A00000000004E
-:04842B00000000004D
-:04842C00000000004C
-:04842D00000000004B
-:04842E00000000004A
-:04842F000000000049
-:048430000000000048
-:048431000000000047
-:048432000000000046
-:048433000000000045
-:048434000000000044
-:048435000000000043
-:048436000000000042
-:048437000000000041
-:048438000000000040
-:04843900000000003F
-:04843A00000000003E
-:04843B00000000003D
-:04843C00000000003C
-:04843D00000000003B
-:04843E00000000003A
-:04843F000000000039
-:048440000000000038
-:048441000000000037
-:048442000000000036
-:048443000000000035
-:048444000000000034
-:048445000000000033
-:048446000000000032
-:048447000000000031
-:048448000000000030
-:04844900000000002F
-:04844A00000000002E
-:04844B00000000002D
-:04844C00000000002C
-:04844D00000000002B
-:04844E00000000002A
-:04844F000000000029
-:048450000000000028
-:048451000000000027
-:048452000000000026
-:048453000000000025
-:048454000000000024
-:048455000000000023
-:048456000000000022
-:048457000000000021
-:048458000000000020
-:04845900000000001F
-:04845A00000000001E
-:04845B00000000001D
-:04845C00000000001C
-:04845D00000000001B
-:04845E00000000001A
-:04845F000000000019
-:048460000000000018
-:048461000000000017
-:048462000000000016
-:048463000000000015
-:048464000000000014
-:048465000000000013
-:048466000000000012
-:048467000000000011
-:048468000000000010
-:04846900000000000F
-:04846A00000000000E
-:04846B00000000000D
-:04846C00000000000C
-:04846D00000000000B
-:04846E00000000000A
-:04846F000000000009
-:048470000000000008
-:048471000000000007
-:048472000000000006
-:048473000000000005
-:048474000000000004
-:048475000000000003
-:048476000000000002
-:048477000000000001
-:048478000000000000
-:0484790000000000FF
-:04847A0000000000FE
-:04847B0000000000FD
-:04847C0000000000FC
-:04847D0000000000FB
-:04847E0000000000FA
-:04847F0000000000F9
-:0484800000000000F8
-:0484810000000000F7
-:0484820000000000F6
-:0484830000000000F5
-:0484840000000000F4
-:0484850000000000F3
-:0484860000000000F2
-:0484870000000000F1
-:0484880000000000F0
-:0484890000000000EF
-:04848A0000000000EE
-:04848B0000000000ED
-:04848C0000000000EC
-:04848D0000000000EB
-:04848E0000000000EA
-:04848F0000000000E9
-:0484900000000000E8
-:0484910000000000E7
-:0484920000000000E6
-:0484930000000000E5
-:0484940000000000E4
-:0484950000000000E3
-:0484960000000000E2
-:0484970000000000E1
-:0484980000000000E0
-:0484990000000000DF
-:04849A0000000000DE
-:04849B0000000000DD
-:04849C0000000000DC
-:04849D0000000000DB
-:04849E0000000000DA
-:04849F0000000000D9
-:0484A00000000000D8
-:0484A10000000000D7
-:0484A20000000000D6
-:0484A30000000000D5
-:0484A40000000000D4
-:0484A50000000000D3
-:0484A60000000000D2
-:0484A70000000000D1
-:0484A80000000000D0
-:0484A90000000000CF
-:0484AA0000000000CE
-:0484AB0000000000CD
-:0484AC0000000000CC
-:0484AD0000000000CB
-:0484AE0000000000CA
-:0484AF0000000000C9
-:0484B00000000000C8
-:0484B10000000000C7
-:0484B20000000000C6
-:0484B30000000000C5
-:0484B40000000000C4
-:0484B50000000000C3
-:0484B60000000000C2
-:0484B70000000000C1
-:0484B80000000000C0
-:0484B90000000000BF
-:0484BA0000000000BE
-:0484BB0000000000BD
-:0484BC0000000000BC
-:0484BD0000000000BB
-:0484BE0000000000BA
-:0484BF0000000000B9
-:0484C00000000000B8
-:0484C10000000000B7
-:0484C20000000000B6
-:0484C30000000000B5
-:0484C40000000000B4
-:0484C50000000000B3
-:0484C60000000000B2
-:0484C70000000000B1
-:0484C80000000000B0
-:0484C90000000000AF
-:0484CA0000000000AE
-:0484CB0000000000AD
-:0484CC0000000000AC
-:0484CD0000000000AB
-:0484CE0000000000AA
-:0484CF0000000000A9
-:0484D00000000000A8
-:0484D10000000000A7
-:0484D20000000000A6
-:0484D30000000000A5
-:0484D40000000000A4
-:0484D50000000000A3
-:0484D60000000000A2
-:0484D70000000000A1
-:0484D80000000000A0
-:0484D900000000009F
-:0484DA00000000009E
-:0484DB00000000009D
-:0484DC00000000009C
-:0484DD00000000009B
-:0484DE00000000009A
-:0484DF000000000099
-:0484E0000000000098
-:0484E1000000000097
-:0484E2000000000096
-:0484E3000000000095
-:0484E4000000000094
-:0484E5000000000093
-:0484E6000000000092
-:0484E7000000000091
-:0484E8000000000090
-:0484E900000000008F
-:0484EA00000000008E
-:0484EB00000000008D
-:0484EC00000000008C
-:0484ED00000000008B
-:0484EE00000000008A
-:0484EF000000000089
-:0484F0000000000088
-:0484F1000000000087
-:0484F2000000000086
-:0484F3000000000085
-:0484F4000000000084
-:0484F5000000000083
-:0484F6000000000082
-:0484F7000000000081
-:0484F8000000000080
-:0484F900000000007F
-:0484FA00000000007E
-:0484FB00000000007D
-:0484FC00000000007C
-:0484FD00000000007B
-:0484FE00000000007A
-:0484FF000000000079
-:048500000000000077
-:048501000000000076
-:048502000000000075
-:048503000000000074
-:048504000000000073
-:048505000000000072
-:048506000000000071
-:048507000000000070
-:04850800000000006F
-:04850900000000006E
-:04850A00000000006D
-:04850B00000000006C
-:04850C00000000006B
-:04850D00000000006A
-:04850E000000000069
-:04850F000000000068
-:048510000000000067
-:048511000000000066
-:048512000000000065
-:048513000000000064
-:048514000000000063
-:048515000000000062
-:048516000000000061
-:048517000000000060
-:04851800000000005F
-:04851900000000005E
-:04851A00000000005D
-:04851B00000000005C
-:04851C00000000005B
-:04851D00000000005A
-:04851E000000000059
-:04851F000000000058
-:048520000000000057
-:048521000000000056
-:048522000000000055
-:048523000000000054
-:048524000000000053
-:048525000000000052
-:048526000000000051
-:048527000000000050
-:04852800000000004F
-:04852900000000004E
-:04852A00000000004D
-:04852B00000000004C
-:04852C00000000004B
-:04852D00000000004A
-:04852E000000000049
-:04852F000000000048
-:048530000000000047
-:048531000000000046
-:048532000000000045
-:048533000000000044
-:048534000000000043
-:048535000000000042
-:048536000000000041
-:048537000000000040
-:04853800000000003F
-:04853900000000003E
-:04853A00000000003D
-:04853B00000000003C
-:04853C00000000003B
-:04853D00000000003A
-:04853E000000000039
-:04853F000000000038
-:048540000000000037
-:048541000000000036
-:048542000000000035
-:048543000000000034
-:048544000000000033
-:048545000000000032
-:048546000000000031
-:048547000000000030
-:04854800000000002F
-:04854900000000002E
-:04854A00000000002D
-:04854B00000000002C
-:04854C00000000002B
-:04854D00000000002A
-:04854E000000000029
-:04854F000000000028
-:048550000000000027
-:048551000000000026
-:048552000000000025
-:048553000000000024
-:048554000000000023
-:048555000000000022
-:048556000000000021
-:048557000000000020
-:04855800000000001F
-:04855900000000001E
-:04855A00000000001D
-:04855B00000000001C
-:04855C00000000001B
-:04855D00000000001A
-:04855E000000000019
-:04855F000000000018
-:048560000000000017
-:048561000000000016
-:048562000000000015
-:048563000000000014
-:048564000000000013
-:048565000000000012
-:048566000000000011
-:048567000000000010
-:04856800000000000F
-:04856900000000000E
-:04856A00000000000D
-:04856B00000000000C
-:04856C00000000000B
-:04856D00000000000A
-:04856E000000000009
-:04856F000000000008
-:048570000000000007
-:048571000000000006
-:048572000000000005
-:048573000000000004
-:048574000000000003
-:048575000000000002
-:048576000000000001
-:048577000000000000
-:0485780000000000FF
-:0485790000000000FE
-:04857A0000000000FD
-:04857B0000000000FC
-:04857C0000000000FB
-:04857D0000000000FA
-:04857E0000000000F9
-:04857F0000000000F8
-:0485800000000000F7
-:0485810000000000F6
-:0485820000000000F5
-:0485830000000000F4
-:0485840000000000F3
-:0485850000000000F2
-:0485860000000000F1
-:0485870000000000F0
-:0485880000000000EF
-:0485890000000000EE
-:04858A0000000000ED
-:04858B0000000000EC
-:04858C0000000000EB
-:04858D0000000000EA
-:04858E0000000000E9
-:04858F0000000000E8
-:0485900000000000E7
-:0485910000000000E6
-:0485920000000000E5
-:0485930000000000E4
-:0485940000000000E3
-:0485950000000000E2
-:0485960000000000E1
-:0485970000000000E0
-:0485980000000000DF
-:0485990000000000DE
-:04859A0000000000DD
-:04859B0000000000DC
-:04859C0000000000DB
-:04859D0000000000DA
-:04859E0000000000D9
-:04859F0000000000D8
-:0485A00000000000D7
-:0485A10000000000D6
-:0485A20000000000D5
-:0485A30000000000D4
-:0485A40000000000D3
-:0485A50000000000D2
-:0485A60000000000D1
-:0485A70000000000D0
-:0485A80000000000CF
-:0485A90000000000CE
-:0485AA0000000000CD
-:0485AB0000000000CC
-:0485AC0000000000CB
-:0485AD0000000000CA
-:0485AE0000000000C9
-:0485AF0000000000C8
-:0485B00000000000C7
-:0485B10000000000C6
-:0485B20000000000C5
-:0485B30000000000C4
-:0485B40000000000C3
-:0485B50000000000C2
-:0485B60000000000C1
-:0485B70000000000C0
-:0485B80000000000BF
-:0485B90000000000BE
-:0485BA0000000000BD
-:0485BB0000000000BC
-:0485BC0000000000BB
-:0485BD0000000000BA
-:0485BE0000000000B9
-:0485BF0000000000B8
-:0485C00000000000B7
-:0485C10000000000B6
-:0485C20000000000B5
-:0485C30000000000B4
-:0485C40000000000B3
-:0485C50000000000B2
-:0485C60000000000B1
-:0485C70000000000B0
-:0485C80000000000AF
-:0485C90000000000AE
-:0485CA0000000000AD
-:0485CB0000000000AC
-:0485CC0000000000AB
-:0485CD0000000000AA
-:0485CE0000000000A9
-:0485CF0000000000A8
-:0485D00000000000A7
-:0485D10000000000A6
-:0485D20000000000A5
-:0485D30000000000A4
-:0485D40000000000A3
-:0485D50000000000A2
-:0485D60000000000A1
-:0485D70000000000A0
-:0485D800000000009F
-:0485D900000000009E
-:0485DA00000000009D
-:0485DB00000000009C
-:0485DC00000000009B
-:0485DD00000000009A
-:0485DE000000000099
-:0485DF000000000098
-:0485E0000000000097
-:0485E1000000000096
-:0485E2000000000095
-:0485E3000000000094
-:0485E4000000000093
-:0485E5000000000092
-:0485E6000000000091
-:0485E7000000000090
-:0485E800000000008F
-:0485E900000000008E
-:0485EA00000000008D
-:0485EB00000000008C
-:0485EC00000000008B
-:0485ED00000000008A
-:0485EE000000000089
-:0485EF000000000088
-:0485F0000000000087
-:0485F1000000000086
-:0485F2000000000085
-:0485F3000000000084
-:0485F4000000000083
-:0485F5000000000082
-:0485F6000000000081
-:0485F7000000000080
-:0485F800000000007F
-:0485F900000000007E
-:0485FA00000000007D
-:0485FB00000000007C
-:0485FC00000000007B
-:0485FD00000000007A
-:0485FE000000000079
-:0485FF000000000078
-:048600000000000076
-:048601000000000075
-:048602000000000074
-:048603000000000073
-:048604000000000072
-:048605000000000071
-:048606000000000070
-:04860700000000006F
-:04860800000000006E
-:04860900000000006D
-:04860A00000000006C
-:04860B00000000006B
-:04860C00000000006A
-:04860D000000000069
-:04860E000000000068
-:04860F000000000067
-:048610000000000066
-:048611000000000065
-:048612000000000064
-:048613000000000063
-:048614000000000062
-:048615000000000061
-:048616000000000060
-:04861700000000005F
-:04861800000000005E
-:04861900000000005D
-:04861A00000000005C
-:04861B00000000005B
-:04861C00000000005A
-:04861D000000000059
-:04861E000000000058
-:04861F000000000057
-:048620000000000056
-:048621000000000055
-:048622000000000054
-:048623000000000053
-:048624000000000052
-:048625000000000051
-:048626000000000050
-:04862700000000004F
-:04862800000000004E
-:04862900000000004D
-:04862A00000000004C
-:04862B00000000004B
-:04862C00000000004A
-:04862D000000000049
-:04862E000000000048
-:04862F000000000047
-:048630000000000046
-:048631000000000045
-:048632000000000044
-:048633000000000043
-:048634000000000042
-:048635000000000041
-:048636000000000040
-:04863700000000003F
-:04863800000000003E
-:04863900000000003D
-:04863A00000000003C
-:04863B00000000003B
-:04863C00000000003A
-:04863D000000000039
-:04863E000000000038
-:04863F000000000037
-:048640000000000036
-:048641000000000035
-:048642000000000034
-:048643000000000033
-:048644000000000032
-:048645000000000031
-:048646000000000030
-:04864700000000002F
-:04864800000000002E
-:04864900000000002D
-:04864A00000000002C
-:04864B00000000002B
-:04864C00000000002A
-:04864D000000000029
-:04864E000000000028
-:04864F000000000027
-:048650000000000026
-:048651000000000025
-:048652000000000024
-:048653000000000023
-:048654000000000022
-:048655000000000021
-:048656000000000020
-:04865700000000001F
-:04865800000000001E
-:04865900000000001D
-:04865A00000000001C
-:04865B00000000001B
-:04865C00000000001A
-:04865D000000000019
-:04865E000000000018
-:04865F000000000017
-:048660000000000016
-:048661000000000015
-:048662000000000014
-:048663000000000013
-:048664000000000012
-:048665000000000011
-:048666000000000010
-:04866700000000000F
-:04866800000000000E
-:04866900000000000D
-:04866A00000000000C
-:04866B00000000000B
-:04866C00000000000A
-:04866D000000000009
-:04866E000000000008
-:04866F000000000007
-:048670000000000006
-:048671000000000005
-:048672000000000004
-:048673000000000003
-:048674000000000002
-:048675000000000001
-:048676000000000000
-:0486770000000000FF
-:0486780000000000FE
-:0486790000000000FD
-:04867A0000000000FC
-:04867B0000000000FB
-:04867C0000000000FA
-:04867D0000000000F9
-:04867E0000000000F8
-:04867F0000000000F7
-:0486800000000000F6
-:0486810000000000F5
-:0486820000000000F4
-:0486830000000000F3
-:0486840000000000F2
-:0486850000000000F1
-:0486860000000000F0
-:0486870000000000EF
-:0486880000000000EE
-:0486890000000000ED
-:04868A0000000000EC
-:04868B0000000000EB
-:04868C0000000000EA
-:04868D0000000000E9
-:04868E0000000000E8
-:04868F0000000000E7
-:0486900000000000E6
-:0486910000000000E5
-:0486920000000000E4
-:0486930000000000E3
-:0486940000000000E2
-:0486950000000000E1
-:0486960000000000E0
-:0486970000000000DF
-:0486980000000000DE
-:0486990000000000DD
-:04869A0000000000DC
-:04869B0000000000DB
-:04869C0000000000DA
-:04869D0000000000D9
-:04869E0000000000D8
-:04869F0000000000D7
-:0486A00000000000D6
-:0486A10000000000D5
-:0486A20000000000D4
-:0486A30000000000D3
-:0486A40000000000D2
-:0486A50000000000D1
-:0486A60000000000D0
-:0486A70000000000CF
-:0486A80000000000CE
-:0486A90000000000CD
-:0486AA0000000000CC
-:0486AB0000000000CB
-:0486AC0000000000CA
-:0486AD0000000000C9
-:0486AE0000000000C8
-:0486AF0000000000C7
-:0486B00000000000C6
-:0486B10000000000C5
-:0486B20000000000C4
-:0486B30000000000C3
-:0486B40000000000C2
-:0486B50000000000C1
-:0486B60000000000C0
-:0486B70000000000BF
-:0486B80000000000BE
-:0486B90000000000BD
-:0486BA0000000000BC
-:0486BB0000000000BB
-:0486BC0000000000BA
-:0486BD0000000000B9
-:0486BE0000000000B8
-:0486BF0000000000B7
-:0486C00000000000B6
-:0486C10000000000B5
-:0486C20000000000B4
-:0486C30000000000B3
-:0486C40000000000B2
-:0486C50000000000B1
-:0486C60000000000B0
-:0486C70000000000AF
-:0486C80000000000AE
-:0486C90000000000AD
-:0486CA0000000000AC
-:0486CB0000000000AB
-:0486CC0000000000AA
-:0486CD0000000000A9
-:0486CE0000000000A8
-:0486CF0000000000A7
-:0486D00000000000A6
-:0486D10000000000A5
-:0486D20000000000A4
-:0486D30000000000A3
-:0486D40000000000A2
-:0486D50000000000A1
-:0486D60000000000A0
-:0486D700000000009F
-:0486D800000000009E
-:0486D900000000009D
-:0486DA00000000009C
-:0486DB00000000009B
-:0486DC00000000009A
-:0486DD000000000099
-:0486DE000000000098
-:0486DF000000000097
-:0486E0000000000096
-:0486E1000000000095
-:0486E2000000000094
-:0486E3000000000093
-:0486E4000000000092
-:0486E5000000000091
-:0486E6000000000090
-:0486E700000000008F
-:0486E800000000008E
-:0486E900000000008D
-:0486EA00000000008C
-:0486EB00000000008B
-:0486EC00000000008A
-:0486ED000000000089
-:0486EE000000000088
-:0486EF000000000087
-:0486F0000000000086
-:0486F1000000000085
-:0486F2000000000084
-:0486F3000000000083
-:0486F4000000000082
-:0486F5000000000081
-:0486F6000000000080
-:0486F700000000007F
-:0486F800000000007E
-:0486F900000000007D
-:0486FA00000000007C
-:0486FB00000000007B
-:0486FC00000000007A
-:0486FD000000000079
-:0486FE000000000078
-:0486FF000000000077
-:048700000000000075
-:048701000000000074
-:048702000000000073
-:048703000000000072
-:048704000000000071
-:048705000000000070
-:04870600000000006F
-:04870700000000006E
-:04870800000000006D
-:04870900000000006C
-:04870A00000000006B
-:04870B00000000006A
-:04870C000000000069
-:04870D000000000068
-:04870E000000000067
-:04870F000000000066
-:048710000000000065
-:048711000000000064
-:048712000000000063
-:048713000000000062
-:048714000000000061
-:048715000000000060
-:04871600000000005F
-:04871700000000005E
-:04871800000000005D
-:04871900000000005C
-:04871A00000000005B
-:04871B00000000005A
-:04871C000000000059
-:04871D000000000058
-:04871E000000000057
-:04871F000000000056
-:048720000000000055
-:048721000000000054
-:048722000000000053
-:048723000000000052
-:048724000000000051
-:048725000000000050
-:04872600000000004F
-:04872700000000004E
-:04872800000000004D
-:04872900000000004C
-:04872A00000000004B
-:04872B00000000004A
-:04872C000000000049
-:04872D000000000048
-:04872E000000000047
-:04872F000000000046
-:048730000000000045
-:048731000000000044
-:048732000000000043
-:048733000000000042
-:048734000000000041
-:048735000000000040
-:04873600000000003F
-:04873700000000003E
-:04873800000000003D
-:04873900000000003C
-:04873A00000000003B
-:04873B00000000003A
-:04873C000000000039
-:04873D000000000038
-:04873E000000000037
-:04873F000000000036
-:048740000000000035
-:048741000000000034
-:048742000000000033
-:048743000000000032
-:048744000000000031
-:048745000000000030
-:04874600000000002F
-:04874700000000002E
-:04874800000000002D
-:04874900000000002C
-:04874A00000000002B
-:04874B00000000002A
-:04874C000000000029
-:04874D000000000028
-:04874E000000000027
-:04874F000000000026
-:048750000000000025
-:048751000000000024
-:048752000000000023
-:048753000000000022
-:048754000000000021
-:048755000000000020
-:04875600000000001F
-:04875700000000001E
-:04875800000000001D
-:04875900000000001C
-:04875A00000000001B
-:04875B00000000001A
-:04875C000000000019
-:04875D000000000018
-:04875E000000000017
-:04875F000000000016
-:048760000000000015
-:048761000000000014
-:048762000000000013
-:048763000000000012
-:048764000000000011
-:048765000000000010
-:04876600000000000F
-:04876700000000000E
-:04876800000000000D
-:04876900000000000C
-:04876A00000000000B
-:04876B00000000000A
-:04876C000000000009
-:04876D000000000008
-:04876E000000000007
-:04876F000000000006
-:048770000000000005
-:048771000000000004
-:048772000000000003
-:048773000000000002
-:048774000000000001
-:048775000000000000
-:0487760000000000FF
-:0487770000000000FE
-:0487780000000000FD
-:0487790000000000FC
-:04877A0000000000FB
-:04877B0000000000FA
-:04877C0000000000F9
-:04877D0000000000F8
-:04877E0000000000F7
-:04877F0000000000F6
-:0487800000000000F5
-:0487810000000000F4
-:0487820000000000F3
-:0487830000000000F2
-:0487840000000000F1
-:0487850000000000F0
-:0487860000000000EF
-:0487870000000000EE
-:0487880000000000ED
-:0487890000000000EC
-:04878A0000000000EB
-:04878B0000000000EA
-:04878C0000000000E9
-:04878D0000000000E8
-:04878E0000000000E7
-:04878F0000000000E6
-:0487900000000000E5
-:0487910000000000E4
-:0487920000000000E3
-:0487930000000000E2
-:0487940000000000E1
-:0487950000000000E0
-:0487960000000000DF
-:0487970000000000DE
-:0487980000000000DD
-:0487990000000000DC
-:04879A0000000000DB
-:04879B0000000000DA
-:04879C0000000000D9
-:04879D0000000000D8
-:04879E0000000000D7
-:04879F0000000000D6
-:0487A00000000000D5
-:0487A10000000000D4
-:0487A20000000000D3
-:0487A30000000000D2
-:0487A40000000000D1
-:0487A50000000000D0
-:0487A60000000000CF
-:0487A70000000000CE
-:0487A80000000000CD
-:0487A90000000000CC
-:0487AA0000000000CB
-:0487AB0000000000CA
-:0487AC0000000000C9
-:0487AD0000000000C8
-:0487AE0000000000C7
-:0487AF0000000000C6
-:0487B00000000000C5
-:0487B10000000000C4
-:0487B20000000000C3
-:0487B30000000000C2
-:0487B40000000000C1
-:0487B50000000000C0
-:0487B60000000000BF
-:0487B70000000000BE
-:0487B80000000000BD
-:0487B90000000000BC
-:0487BA0000000000BB
-:0487BB0000000000BA
-:0487BC0000000000B9
-:0487BD0000000000B8
-:0487BE0000000000B7
-:0487BF0000000000B6
-:0487C00000000000B5
-:0487C10000000000B4
-:0487C20000000000B3
-:0487C30000000000B2
-:0487C40000000000B1
-:0487C50000000000B0
-:0487C60000000000AF
-:0487C70000000000AE
-:0487C80000000000AD
-:0487C90000000000AC
-:0487CA0000000000AB
-:0487CB0000000000AA
-:0487CC0000000000A9
-:0487CD0000000000A8
-:0487CE0000000000A7
-:0487CF0000000000A6
-:0487D00000000000A5
-:0487D10000000000A4
-:0487D20000000000A3
-:0487D30000000000A2
-:0487D40000000000A1
-:0487D50000000000A0
-:0487D600000000009F
-:0487D700000000009E
-:0487D800000000009D
-:0487D900000000009C
-:0487DA00000000009B
-:0487DB00000000009A
-:0487DC000000000099
-:0487DD000000000098
-:0487DE000000000097
-:0487DF000000000096
-:0487E0000000000095
-:0487E1000000000094
-:0487E2000000000093
-:0487E3000000000092
-:0487E4000000000091
-:0487E5000000000090
-:0487E600000000008F
-:0487E700000000008E
-:0487E800000000008D
-:0487E900000000008C
-:0487EA00000000008B
-:0487EB00000000008A
-:0487EC000000000089
-:0487ED000000000088
-:0487EE000000000087
-:0487EF000000000086
-:0487F0000000000085
-:0487F1000000000084
-:0487F2000000000083
-:0487F3000000000082
-:0487F4000000000081
-:0487F5000000000080
-:0487F600000000007F
-:0487F700000000007E
-:0487F800000000007D
-:0487F900000000007C
-:0487FA00000000007B
-:0487FB00000000007A
-:0487FC000000000079
-:0487FD000000000078
-:0487FE000000000077
-:0487FF000000000076
-:048800000000000074
-:048801000000000073
-:048802000000000072
-:048803000000000071
-:048804000000000070
-:04880500000000006F
-:04880600000000006E
-:04880700000000006D
-:04880800000000006C
-:04880900000000006B
-:04880A00000000006A
-:04880B000000000069
-:04880C000000000068
-:04880D000000000067
-:04880E000000000066
-:04880F000000000065
-:048810000000000064
-:048811000000000063
-:048812000000000062
-:048813000000000061
-:048814000000000060
-:04881500000000005F
-:04881600000000005E
-:04881700000000005D
-:04881800000000005C
-:04881900000000005B
-:04881A00000000005A
-:04881B000000000059
-:04881C000000000058
-:04881D000000000057
-:04881E000000000056
-:04881F000000000055
-:048820000000000054
-:048821000000000053
-:048822000000000052
-:048823000000000051
-:048824000000000050
-:04882500000000004F
-:04882600000000004E
-:04882700000000004D
-:04882800000000004C
-:04882900000000004B
-:04882A00000000004A
-:04882B000000000049
-:04882C000000000048
-:04882D000000000047
-:04882E000000000046
-:04882F000000000045
-:048830000000000044
-:048831000000000043
-:048832000000000042
-:048833000000000041
-:048834000000000040
-:04883500000000003F
-:04883600000000003E
-:04883700000000003D
-:04883800000000003C
-:04883900000000003B
-:04883A00000000003A
-:04883B000000000039
-:04883C000000000038
-:04883D000000000037
-:04883E000000000036
-:04883F000000000035
-:048840000000000034
-:048841000000000033
-:048842000000000032
-:048843000000000031
-:048844000000000030
-:04884500000000002F
-:04884600000000002E
-:04884700000000002D
-:04884800000000002C
-:04884900000000002B
-:04884A00000000002A
-:04884B000000000029
-:04884C000000000028
-:04884D000000000027
-:04884E000000000026
-:04884F000000000025
-:048850000000000024
-:048851000000000023
-:048852000000000022
-:048853000000000021
-:048854000000000020
-:04885500000000001F
-:04885600000000001E
-:04885700000000001D
-:04885800000000001C
-:04885900000000001B
-:04885A00000000001A
-:04885B000000000019
-:04885C000000000018
-:04885D000000000017
-:04885E000000000016
-:04885F000000000015
-:048860000000000014
-:048861000000000013
-:048862000000000012
-:048863000000000011
-:048864000000000010
-:04886500000000000F
-:04886600000000000E
-:04886700000000000D
-:04886800000000000C
-:04886900000000000B
-:04886A00000000000A
-:04886B000000000009
-:04886C000000000008
-:04886D000000000007
-:04886E000000000006
-:04886F000000000005
-:048870000000000004
-:048871000000000003
-:048872000000000002
-:048873000000000001
-:048874000000000000
-:0488750000000000FF
-:0488760000000000FE
-:0488770000000000FD
-:0488780000000000FC
-:0488790000000000FB
-:04887A0000000000FA
-:04887B0000000000F9
-:04887C0000000000F8
-:04887D0000000000F7
-:04887E0000000000F6
-:04887F0000000000F5
-:0488800000000000F4
-:0488810000000000F3
-:0488820000000000F2
-:0488830000000000F1
-:0488840000000000F0
-:0488850000000000EF
-:0488860000000000EE
-:0488870000000000ED
-:0488880000000000EC
-:0488890000000000EB
-:04888A0000000000EA
-:04888B0000000000E9
-:04888C0000000000E8
-:04888D0000000000E7
-:04888E0000000000E6
-:04888F0000000000E5
-:0488900000000000E4
-:0488910000000000E3
-:0488920000000000E2
-:0488930000000000E1
-:0488940000000000E0
-:0488950000000000DF
-:0488960000000000DE
-:0488970000000000DD
-:0488980000000000DC
-:0488990000000000DB
-:04889A0000000000DA
-:04889B0000000000D9
-:04889C0000000000D8
-:04889D0000000000D7
-:04889E0000000000D6
-:04889F0000000000D5
-:0488A00000000000D4
-:0488A10000000000D3
-:0488A20000000000D2
-:0488A30000000000D1
-:0488A40000000000D0
-:0488A50000000000CF
-:0488A60000000000CE
-:0488A70000000000CD
-:0488A80000000000CC
-:0488A90000000000CB
-:0488AA0000000000CA
-:0488AB0000000000C9
-:0488AC0000000000C8
-:0488AD0000000000C7
-:0488AE0000000000C6
-:0488AF0000000000C5
-:0488B00000000000C4
-:0488B10000000000C3
-:0488B20000000000C2
-:0488B30000000000C1
-:0488B40000000000C0
-:0488B50000000000BF
-:0488B60000000000BE
-:0488B70000000000BD
-:0488B80000000000BC
-:0488B90000000000BB
-:0488BA0000000000BA
-:0488BB0000000000B9
-:0488BC0000000000B8
-:0488BD0000000000B7
-:0488BE0000000000B6
-:0488BF0000000000B5
-:0488C00000000000B4
-:0488C10000000000B3
-:0488C20000000000B2
-:0488C30000000000B1
-:0488C40000000000B0
-:0488C50000000000AF
-:0488C60000000000AE
-:0488C70000000000AD
-:0488C80000000000AC
-:0488C90000000000AB
-:0488CA0000000000AA
-:0488CB0000000000A9
-:0488CC0000000000A8
-:0488CD0000000000A7
-:0488CE0000000000A6
-:0488CF0000000000A5
-:0488D00000000000A4
-:0488D10000000000A3
-:0488D20000000000A2
-:0488D30000000000A1
-:0488D40000000000A0
-:0488D500000000009F
-:0488D600000000009E
-:0488D700000000009D
-:0488D800000000009C
-:0488D900000000009B
-:0488DA00000000009A
-:0488DB000000000099
-:0488DC000000000098
-:0488DD000000000097
-:0488DE000000000096
-:0488DF000000000095
-:0488E0000000000094
-:0488E1000000000093
-:0488E2000000000092
-:0488E3000000000091
-:0488E4000000000090
-:0488E500000000008F
-:0488E600000000008E
-:0488E700000000008D
-:0488E800000000008C
-:0488E900000000008B
-:0488EA00000000008A
-:0488EB000000000089
-:0488EC000000000088
-:0488ED000000000087
-:0488EE000000000086
-:0488EF000000000085
-:0488F0000000000084
-:0488F1000000000083
-:0488F2000000000082
-:0488F3000000000081
-:0488F4000000000080
-:0488F500000000007F
-:0488F600000000007E
-:0488F700000000007D
-:0488F800000000007C
-:0488F900000000007B
-:0488FA00000000007A
-:0488FB000000000079
-:0488FC000000000078
-:0488FD000000000077
-:0488FE000000000076
-:0488FF000000000075
-:048900000000000073
-:048901000000000072
-:048902000000000071
-:048903000000000070
-:04890400000000006F
-:04890500000000006E
-:04890600000000006D
-:04890700000000006C
-:04890800000000006B
-:04890900000000006A
-:04890A000000000069
-:04890B000000000068
-:04890C000000000067
-:04890D000000000066
-:04890E000000000065
-:04890F000000000064
-:048910000000000063
-:048911000000000062
-:048912000000000061
-:048913000000000060
-:04891400000000005F
-:04891500000000005E
-:04891600000000005D
-:04891700000000005C
-:04891800000000005B
-:04891900000000005A
-:04891A000000000059
-:04891B000000000058
-:04891C000000000057
-:04891D000000000056
-:04891E000000000055
-:04891F000000000054
-:048920000000000053
-:048921000000000052
-:048922000000000051
-:048923000000000050
-:04892400000000004F
-:04892500000000004E
-:04892600000000004D
-:04892700000000004C
-:04892800000000004B
-:04892900000000004A
-:04892A000000000049
-:04892B000000000048
-:04892C000000000047
-:04892D000000000046
-:04892E000000000045
-:04892F000000000044
-:048930000000000043
-:048931000000000042
-:048932000000000041
-:048933000000000040
-:04893400000000003F
-:04893500000000003E
-:04893600000000003D
-:04893700000000003C
-:04893800000000003B
-:04893900000000003A
-:04893A000000000039
-:04893B000000000038
-:04893C000000000037
-:04893D000000000036
-:04893E000000000035
-:04893F000000000034
-:048940000000000033
-:048941000000000032
-:048942000000000031
-:048943000000000030
-:04894400000000002F
-:04894500000000002E
-:04894600000000002D
-:04894700000000002C
-:04894800000000002B
-:04894900000000002A
-:04894A000000000029
-:04894B000000000028
-:04894C000000000027
-:04894D000000000026
-:04894E000000000025
-:04894F000000000024
-:048950000000000023
-:048951000000000022
-:048952000000000021
-:048953000000000020
-:04895400000000001F
-:04895500000000001E
-:04895600000000001D
-:04895700000000001C
-:04895800000000001B
-:04895900000000001A
-:04895A000000000019
-:04895B000000000018
-:04895C000000000017
-:04895D000000000016
-:04895E000000000015
-:04895F000000000014
-:048960000000000013
-:048961000000000012
-:048962000000000011
-:048963000000000010
-:04896400000000000F
-:04896500000000000E
-:04896600000000000D
-:04896700000000000C
-:04896800000000000B
-:04896900000000000A
-:04896A000000000009
-:04896B000000000008
-:04896C000000000007
-:04896D000000000006
-:04896E000000000005
-:04896F000000000004
-:048970000000000003
-:048971000000000002
-:048972000000000001
-:048973000000000000
-:0489740000000000FF
-:0489750000000000FE
-:0489760000000000FD
-:0489770000000000FC
-:0489780000000000FB
-:0489790000000000FA
-:04897A0000000000F9
-:04897B0000000000F8
-:04897C0000000000F7
-:04897D0000000000F6
-:04897E0000000000F5
-:04897F0000000000F4
-:0489800000000000F3
-:0489810000000000F2
-:0489820000000000F1
-:0489830000000000F0
-:0489840000000000EF
-:0489850000000000EE
-:0489860000000000ED
-:0489870000000000EC
-:0489880000000000EB
-:0489890000000000EA
-:04898A0000000000E9
-:04898B0000000000E8
-:04898C0000000000E7
-:04898D0000000000E6
-:04898E0000000000E5
-:04898F0000000000E4
-:0489900000000000E3
-:0489910000000000E2
-:0489920000000000E1
-:0489930000000000E0
-:0489940000000000DF
-:0489950000000000DE
-:0489960000000000DD
-:0489970000000000DC
-:0489980000000000DB
-:0489990000000000DA
-:04899A0000000000D9
-:04899B0000000000D8
-:04899C0000000000D7
-:04899D0000000000D6
-:04899E0000000000D5
-:04899F0000000000D4
-:0489A00000000000D3
-:0489A10000000000D2
-:0489A20000000000D1
-:0489A30000000000D0
-:0489A40000000000CF
-:0489A50000000000CE
-:0489A60000000000CD
-:0489A70000000000CC
-:0489A80000000000CB
-:0489A90000000000CA
-:0489AA0000000000C9
-:0489AB0000000000C8
-:0489AC0000000000C7
-:0489AD0000000000C6
-:0489AE0000000000C5
-:0489AF0000000000C4
-:0489B00000000000C3
-:0489B10000000000C2
-:0489B20000000000C1
-:0489B30000000000C0
-:0489B40000000000BF
-:0489B50000000000BE
-:0489B60000000000BD
-:0489B70000000000BC
-:0489B80000000000BB
-:0489B90000000000BA
-:0489BA0000000000B9
-:0489BB0000000000B8
-:0489BC0000000000B7
-:0489BD0000000000B6
-:0489BE0000000000B5
-:0489BF0000000000B4
-:0489C00000000000B3
-:0489C10000000000B2
-:0489C20000000000B1
-:0489C30000000000B0
-:0489C40000000000AF
-:0489C50000000000AE
-:0489C60000000000AD
-:0489C70000000000AC
-:0489C80000000000AB
-:0489C90000000000AA
-:0489CA0000000000A9
-:0489CB0000000000A8
-:0489CC0000000000A7
-:0489CD0000000000A6
-:0489CE0000000000A5
-:0489CF0000000000A4
-:0489D00000000000A3
-:0489D10000000000A2
-:0489D20000000000A1
-:0489D30000000000A0
-:0489D400000000009F
-:0489D500000000009E
-:0489D600000000009D
-:0489D700000000009C
-:0489D800000000009B
-:0489D900000000009A
-:0489DA000000000099
-:0489DB000000000098
-:0489DC000000000097
-:0489DD000000000096
-:0489DE000000000095
-:0489DF000000000094
-:0489E0000000000093
-:0489E1000000000092
-:0489E2000000000091
-:0489E3000000000090
-:0489E400000000008F
-:0489E500000000008E
-:0489E600000000008D
-:0489E700000000008C
-:0489E800000000008B
-:0489E900000000008A
-:0489EA000000000089
-:0489EB000000000088
-:0489EC000000000087
-:0489ED000000000086
-:0489EE000000000085
-:0489EF000000000084
-:0489F0000000000083
-:0489F1000000000082
-:0489F2000000000081
-:0489F3000000000080
-:0489F400000000007F
-:0489F500000000007E
-:0489F600000000007D
-:0489F700000000007C
-:0489F800000000007B
-:0489F900000000007A
-:0489FA000000000079
-:0489FB000000000078
-:0489FC000000000077
-:0489FD000000000076
-:0489FE000000000075
-:0489FF000000000074
-:048A00000000000072
-:048A01000000000071
-:048A02000000000070
-:048A0300000000006F
-:048A0400000000006E
-:048A0500000000006D
-:048A0600000000006C
-:048A0700000000006B
-:048A0800000000006A
-:048A09000000000069
-:048A0A000000000068
-:048A0B000000000067
-:048A0C000000000066
-:048A0D000000000065
-:048A0E000000000064
-:048A0F000000000063
-:048A10000000000062
-:048A11000000000061
-:048A12000000000060
-:048A1300000000005F
-:048A1400000000005E
-:048A1500000000005D
-:048A1600000000005C
-:048A1700000000005B
-:048A1800000000005A
-:048A19000000000059
-:048A1A000000000058
-:048A1B000000000057
-:048A1C000000000056
-:048A1D000000000055
-:048A1E000000000054
-:048A1F000000000053
-:048A20000000000052
-:048A21000000000051
-:048A22000000000050
-:048A2300000000004F
-:048A2400000000004E
-:048A2500000000004D
-:048A2600000000004C
-:048A2700000000004B
-:048A2800000000004A
-:048A29000000000049
-:048A2A000000000048
-:048A2B000000000047
-:048A2C000000000046
-:048A2D000000000045
-:048A2E000000000044
-:048A2F000000000043
-:048A30000000000042
-:048A31000000000041
-:048A32000000000040
-:048A3300000000003F
-:048A3400000000003E
-:048A3500000000003D
-:048A3600000000003C
-:048A3700000000003B
-:048A3800000000003A
-:048A39000000000039
-:048A3A000000000038
-:048A3B000000000037
-:048A3C000000000036
-:048A3D000000000035
-:048A3E000000000034
-:048A3F000000000033
-:048A40000000000032
-:048A41000000000031
-:048A42000000000030
-:048A4300000000002F
-:048A4400000000002E
-:048A4500000000002D
-:048A4600000000002C
-:048A4700000000002B
-:048A4800000000002A
-:048A49000000000029
-:048A4A000000000028
-:048A4B000000000027
-:048A4C000000000026
-:048A4D000000000025
-:048A4E000000000024
-:048A4F000000000023
-:048A50000000000022
-:048A51000000000021
-:048A52000000000020
-:048A5300000000001F
-:048A5400000000001E
-:048A5500000000001D
-:048A5600000000001C
-:048A5700000000001B
-:048A5800000000001A
-:048A59000000000019
-:048A5A000000000018
-:048A5B000000000017
-:048A5C000000000016
-:048A5D000000000015
-:048A5E000000000014
-:048A5F000000000013
-:048A60000000000012
-:048A61000000000011
-:048A62000000000010
-:048A6300000000000F
-:048A6400000000000E
-:048A6500000000000D
-:048A6600000000000C
-:048A6700000000000B
-:048A6800000000000A
-:048A69000000000009
-:048A6A000000000008
-:048A6B000000000007
-:048A6C000000000006
-:048A6D000000000005
-:048A6E000000000004
-:048A6F000000000003
-:048A70000000000002
-:048A71000000000001
-:048A72000000000000
-:048A730000000000FF
-:048A740000000000FE
-:048A750000000000FD
-:048A760000000000FC
-:048A770000000000FB
-:048A780000000000FA
-:048A790000000000F9
-:048A7A0000000000F8
-:048A7B0000000000F7
-:048A7C0000000000F6
-:048A7D0000000000F5
-:048A7E0000000000F4
-:048A7F0000000000F3
-:048A800000000000F2
-:048A810000000000F1
-:048A820000000000F0
-:048A830000000000EF
-:048A840000000000EE
-:048A850000000000ED
-:048A860000000000EC
-:048A870000000000EB
-:048A880000000000EA
-:048A890000000000E9
-:048A8A0000000000E8
-:048A8B0000000000E7
-:048A8C0000000000E6
-:048A8D0000000000E5
-:048A8E0000000000E4
-:048A8F0000000000E3
-:048A900000000000E2
-:048A910000000000E1
-:048A920000000000E0
-:048A930000000000DF
-:048A940000000000DE
-:048A950000000000DD
-:048A960000000000DC
-:048A970000000000DB
-:048A980000000000DA
-:048A990000000000D9
-:048A9A0000000000D8
-:048A9B0000000000D7
-:048A9C0000000000D6
-:048A9D0000000000D5
-:048A9E0000000000D4
-:048A9F0000000000D3
-:048AA00000000000D2
-:048AA10000000000D1
-:048AA20000000000D0
-:048AA30000000000CF
-:048AA40000000000CE
-:048AA50000000000CD
-:048AA60000000000CC
-:048AA70000000000CB
-:048AA80000000000CA
-:048AA90000000000C9
-:048AAA0000000000C8
-:048AAB0000000000C7
-:048AAC0000000000C6
-:048AAD0000000000C5
-:048AAE0000000000C4
-:048AAF0000000000C3
-:048AB00000000000C2
-:048AB10000000000C1
-:048AB20000000000C0
-:048AB30000000000BF
-:048AB40000000000BE
-:048AB50000000000BD
-:048AB60000000000BC
-:048AB70000000000BB
-:048AB80000000000BA
-:048AB90000000000B9
-:048ABA0000000000B8
-:048ABB0000000000B7
-:048ABC0000000000B6
-:048ABD0000000000B5
-:048ABE0000000000B4
-:048ABF0000000000B3
-:048AC00000000000B2
-:048AC10000000000B1
-:048AC20000000000B0
-:048AC30000000000AF
-:048AC40000000000AE
-:048AC50000000000AD
-:048AC60000000000AC
-:048AC70000000000AB
-:048AC80000000000AA
-:048AC90000000000A9
-:048ACA0000000000A8
-:048ACB0000000000A7
-:048ACC0000000000A6
-:048ACD0000000000A5
-:048ACE0000000000A4
-:048ACF0000000000A3
-:048AD00000000000A2
-:048AD10000000000A1
-:048AD20000000000A0
-:048AD300000000009F
-:048AD400000000009E
-:048AD500000000009D
-:048AD600000000009C
-:048AD700000000009B
-:048AD800000000009A
-:048AD9000000000099
-:048ADA000000000098
-:048ADB000000000097
-:048ADC000000000096
-:048ADD000000000095
-:048ADE000000000094
-:048ADF000000000093
-:048AE0000000000092
-:048AE1000000000091
-:048AE2000000000090
-:048AE300000000008F
-:048AE400000000008E
-:048AE500000000008D
-:048AE600000000008C
-:048AE700000000008B
-:048AE800000000008A
-:048AE9000000000089
-:048AEA000000000088
-:048AEB000000000087
-:048AEC000000000086
-:048AED000000000085
-:048AEE000000000084
-:048AEF000000000083
-:048AF0000000000082
-:048AF1000000000081
-:048AF2000000000080
-:048AF300000000007F
-:048AF400000000007E
-:048AF500000000007D
-:048AF600000000007C
-:048AF700000000007B
-:048AF800000000007A
-:048AF9000000000079
-:048AFA000000000078
-:048AFB000000000077
-:048AFC000000000076
-:048AFD000000000075
-:048AFE000000000074
-:048AFF000000000073
-:048B00000000000071
-:048B01000000000070
-:048B0200000000006F
-:048B0300000000006E
-:048B0400000000006D
-:048B0500000000006C
-:048B0600000000006B
-:048B0700000000006A
-:048B08000000000069
-:048B09000000000068
-:048B0A000000000067
-:048B0B000000000066
-:048B0C000000000065
-:048B0D000000000064
-:048B0E000000000063
-:048B0F000000000062
-:048B10000000000061
-:048B11000000000060
-:048B1200000000005F
-:048B1300000000005E
-:048B1400000000005D
-:048B1500000000005C
-:048B1600000000005B
-:048B1700000000005A
-:048B18000000000059
-:048B19000000000058
-:048B1A000000000057
-:048B1B000000000056
-:048B1C000000000055
-:048B1D000000000054
-:048B1E000000000053
-:048B1F000000000052
-:048B20000000000051
-:048B21000000000050
-:048B2200000000004F
-:048B2300000000004E
-:048B2400000000004D
-:048B2500000000004C
-:048B2600000000004B
-:048B2700000000004A
-:048B28000000000049
-:048B29000000000048
-:048B2A000000000047
-:048B2B000000000046
-:048B2C000000000045
-:048B2D000000000044
-:048B2E000000000043
-:048B2F000000000042
-:048B30000000000041
-:048B31000000000040
-:048B3200000000003F
-:048B3300000000003E
-:048B3400000000003D
-:048B3500000000003C
-:048B3600000000003B
-:048B3700000000003A
-:048B38000000000039
-:048B39000000000038
-:048B3A000000000037
-:048B3B000000000036
-:048B3C000000000035
-:048B3D000000000034
-:048B3E000000000033
-:048B3F000000000032
-:048B40000000000031
-:048B41000000000030
-:048B4200000000002F
-:048B4300000000002E
-:048B4400000000002D
-:048B4500000000002C
-:048B4600000000002B
-:048B4700000000002A
-:048B48000000000029
-:048B49000000000028
-:048B4A000000000027
-:048B4B000000000026
-:048B4C000000000025
-:048B4D000000000024
-:048B4E000000000023
-:048B4F000000000022
-:048B50000000000021
-:048B51000000000020
-:048B5200000000001F
-:048B5300000000001E
-:048B5400000000001D
-:048B5500000000001C
-:048B5600000000001B
-:048B5700000000001A
-:048B58000000000019
-:048B59000000000018
-:048B5A000000000017
-:048B5B000000000016
-:048B5C000000000015
-:048B5D000000000014
-:048B5E000000000013
-:048B5F000000000012
-:048B60000000000011
-:048B61000000000010
-:048B6200000000000F
-:048B6300000000000E
-:048B6400000000000D
-:048B6500000000000C
-:048B6600000000000B
-:048B6700000000000A
-:048B68000000000009
-:048B69000000000008
-:048B6A000000000007
-:048B6B000000000006
-:048B6C000000000005
-:048B6D000000000004
-:048B6E000000000003
-:048B6F000000000002
-:048B70000000000001
-:048B71000000000000
-:048B720000000000FF
-:048B730000000000FE
-:048B740000000000FD
-:048B750000000000FC
-:048B760000000000FB
-:048B770000000000FA
-:048B780000000000F9
-:048B790000000000F8
-:048B7A0000000000F7
-:048B7B0000000000F6
-:048B7C0000000000F5
-:048B7D0000000000F4
-:048B7E0000000000F3
-:048B7F0000000000F2
-:048B800000000000F1
-:048B810000000000F0
-:048B820000000000EF
-:048B830000000000EE
-:048B840000000000ED
-:048B850000000000EC
-:048B860000000000EB
-:048B870000000000EA
-:048B880000000000E9
-:048B890000000000E8
-:048B8A0000000000E7
-:048B8B0000000000E6
-:048B8C0000000000E5
-:048B8D0000000000E4
-:048B8E0000000000E3
-:048B8F0000000000E2
-:048B900000000000E1
-:048B910000000000E0
-:048B920000000000DF
-:048B930000000000DE
-:048B940000000000DD
-:048B950000000000DC
-:048B960000000000DB
-:048B970000000000DA
-:048B980000000000D9
-:048B990000000000D8
-:048B9A0000000000D7
-:048B9B0000000000D6
-:048B9C0000000000D5
-:048B9D0000000000D4
-:048B9E0000000000D3
-:048B9F0000000000D2
-:048BA00000000000D1
-:048BA10000000000D0
-:048BA20000000000CF
-:048BA30000000000CE
-:048BA40000000000CD
-:048BA50000000000CC
-:048BA60000000000CB
-:048BA70000000000CA
-:048BA80000000000C9
-:048BA90000000000C8
-:048BAA0000000000C7
-:048BAB0000000000C6
-:048BAC0000000000C5
-:048BAD0000000000C4
-:048BAE0000000000C3
-:048BAF0000000000C2
-:048BB00000000000C1
-:048BB10000000000C0
-:048BB20000000000BF
-:048BB30000000000BE
-:048BB40000000000BD
-:048BB50000000000BC
-:048BB60000000000BB
-:048BB70000000000BA
-:048BB80000000000B9
-:048BB90000000000B8
-:048BBA0000000000B7
-:048BBB0000000000B6
-:048BBC0000000000B5
-:048BBD0000000000B4
-:048BBE0000000000B3
-:048BBF0000000000B2
-:048BC00000000000B1
-:048BC10000000000B0
-:048BC20000000000AF
-:048BC30000000000AE
-:048BC40000000000AD
-:048BC50000000000AC
-:048BC60000000000AB
-:048BC70000000000AA
-:048BC80000000000A9
-:048BC90000000000A8
-:048BCA0000000000A7
-:048BCB0000000000A6
-:048BCC0000000000A5
-:048BCD0000000000A4
-:048BCE0000000000A3
-:048BCF0000000000A2
-:048BD00000000000A1
-:048BD10000000000A0
-:048BD200000000009F
-:048BD300000000009E
-:048BD400000000009D
-:048BD500000000009C
-:048BD600000000009B
-:048BD700000000009A
-:048BD8000000000099
-:048BD9000000000098
-:048BDA000000000097
-:048BDB000000000096
-:048BDC000000000095
-:048BDD000000000094
-:048BDE000000000093
-:048BDF000000000092
-:048BE0000000000091
-:048BE1000000000090
-:048BE200000000008F
-:048BE300000000008E
-:048BE400000000008D
-:048BE500000000008C
-:048BE600000000008B
-:048BE700000000008A
-:048BE8000000000089
-:048BE9000000000088
-:048BEA000000000087
-:048BEB000000000086
-:048BEC000000000085
-:048BED000000000084
-:048BEE000000000083
-:048BEF000000000082
-:048BF0000000000081
-:048BF1000000000080
-:048BF200000000007F
-:048BF300000000007E
-:048BF400000000007D
-:048BF500000000007C
-:048BF600000000007B
-:048BF700000000007A
-:048BF8000000000079
-:048BF9000000000078
-:048BFA000000000077
-:048BFB000000000076
-:048BFC000000000075
-:048BFD000000000074
-:048BFE000000000073
-:048BFF000000000072
-:048C00000000000070
-:048C0100000000006F
-:048C0200000000006E
-:048C0300000000006D
-:048C0400000000006C
-:048C0500000000006B
-:048C0600000000006A
-:048C07000000000069
-:048C08000000000068
-:048C09000000000067
-:048C0A000000000066
-:048C0B000000000065
-:048C0C000000000064
-:048C0D000000000063
-:048C0E000000000062
-:048C0F000000000061
-:048C10000000000060
-:048C1100000000005F
-:048C1200000000005E
-:048C1300000000005D
-:048C1400000000005C
-:048C1500000000005B
-:048C1600000000005A
-:048C17000000000059
-:048C18000000000058
-:048C19000000000057
-:048C1A000000000056
-:048C1B000000000055
-:048C1C000000000054
-:048C1D000000000053
-:048C1E000000000052
-:048C1F000000000051
-:048C20000000000050
-:048C2100000000004F
-:048C2200000000004E
-:048C2300000000004D
-:048C2400000000004C
-:048C2500000000004B
-:048C2600000000004A
-:048C27000000000049
-:048C28000000000048
-:048C29000000000047
-:048C2A000000000046
-:048C2B000000000045
-:048C2C000000000044
-:048C2D000000000043
-:048C2E000000000042
-:048C2F000000000041
-:048C30000000000040
-:048C3100000000003F
-:048C3200000000003E
-:048C3300000000003D
-:048C3400000000003C
-:048C3500000000003B
-:048C3600000000003A
-:048C37000000000039
-:048C38000000000038
-:048C39000000000037
-:048C3A000000000036
-:048C3B000000000035
-:048C3C000000000034
-:048C3D000000000033
-:048C3E000000000032
-:048C3F000000000031
-:048C40000000000030
-:048C4100000000002F
-:048C4200000000002E
-:048C4300000000002D
-:048C4400000000002C
-:048C4500000000002B
-:048C4600000000002A
-:048C47000000000029
-:048C48000000000028
-:048C49000000000027
-:048C4A000000000026
-:048C4B000000000025
-:048C4C000000000024
-:048C4D000000000023
-:048C4E000000000022
-:048C4F000000000021
-:048C50000000000020
-:048C5100000000001F
-:048C5200000000001E
-:048C5300000000001D
-:048C5400000000001C
-:048C5500000000001B
-:048C5600000000001A
-:048C57000000000019
-:048C58000000000018
-:048C59000000000017
-:048C5A000000000016
-:048C5B000000000015
-:048C5C000000000014
-:048C5D000000000013
-:048C5E000000000012
-:048C5F000000000011
-:048C60000000000010
-:048C6100000000000F
-:048C6200000000000E
-:048C6300000000000D
-:048C6400000000000C
-:048C6500000000000B
-:048C6600000000000A
-:048C67000000000009
-:048C68000000000008
-:048C69000000000007
-:048C6A000000000006
-:048C6B000000000005
-:048C6C000000000004
-:048C6D000000000003
-:048C6E000000000002
-:048C6F000000000001
-:048C70000000000000
-:048C710000000000FF
-:048C720000000000FE
-:048C730000000000FD
-:048C740000000000FC
-:048C750000000000FB
-:048C760000000000FA
-:048C770000000000F9
-:048C780000000000F8
-:048C790000000000F7
-:048C7A0000000000F6
-:048C7B0000000000F5
-:048C7C0000000000F4
-:048C7D0000000000F3
-:048C7E0000000000F2
-:048C7F0000000000F1
-:048C800000000000F0
-:048C810000000000EF
-:048C820000000000EE
-:048C830000000000ED
-:048C840000000000EC
-:048C850000000000EB
-:048C860000000000EA
-:048C870000000000E9
-:048C880000000000E8
-:048C890000000000E7
-:048C8A0000000000E6
-:048C8B0000000000E5
-:048C8C0000000000E4
-:048C8D0000000000E3
-:048C8E0000000000E2
-:048C8F0000000000E1
-:048C900000000000E0
-:048C910000000000DF
-:048C920000000000DE
-:048C930000000000DD
-:048C940000000000DC
-:048C950000000000DB
-:048C960000000000DA
-:048C970000000000D9
-:048C980000000000D8
-:048C990000000000D7
-:048C9A0000000000D6
-:048C9B0000000000D5
-:048C9C0000000000D4
-:048C9D0000000000D3
-:048C9E0000000000D2
-:048C9F0000000000D1
-:048CA00000000000D0
-:048CA10000000000CF
-:048CA20000000000CE
-:048CA30000000000CD
-:048CA40000000000CC
-:048CA50000000000CB
-:048CA60000000000CA
-:048CA70000000000C9
-:048CA80000000000C8
-:048CA90000000000C7
-:048CAA0000000000C6
-:048CAB0000000000C5
-:048CAC0000000000C4
-:048CAD0000000000C3
-:048CAE0000000000C2
-:048CAF0000000000C1
-:048CB00000000000C0
-:048CB10000000000BF
-:048CB20000000000BE
-:048CB30000000000BD
-:048CB40000000000BC
-:048CB50000000000BB
-:048CB60000000000BA
-:048CB70000000000B9
-:048CB80000000000B8
-:048CB90000000000B7
-:048CBA0000000000B6
-:048CBB0000000000B5
-:048CBC0000000000B4
-:048CBD0000000000B3
-:048CBE0000000000B2
-:048CBF0000000000B1
-:048CC00000000000B0
-:048CC10000000000AF
-:048CC20000000000AE
-:048CC30000000000AD
-:048CC40000000000AC
-:048CC50000000000AB
-:048CC60000000000AA
-:048CC70000000000A9
-:048CC80000000000A8
-:048CC90000000000A7
-:048CCA0000000000A6
-:048CCB0000000000A5
-:048CCC0000000000A4
-:048CCD0000000000A3
-:048CCE0000000000A2
-:048CCF0000000000A1
-:048CD00000000000A0
-:048CD100000000009F
-:048CD200000000009E
-:048CD300000000009D
-:048CD400000000009C
-:048CD500000000009B
-:048CD600000000009A
-:048CD7000000000099
-:048CD8000000000098
-:048CD9000000000097
-:048CDA000000000096
-:048CDB000000000095
-:048CDC000000000094
-:048CDD000000000093
-:048CDE000000000092
-:048CDF000000000091
-:048CE0000000000090
-:048CE100000000008F
-:048CE200000000008E
-:048CE300000000008D
-:048CE400000000008C
-:048CE500000000008B
-:048CE600000000008A
-:048CE7000000000089
-:048CE8000000000088
-:048CE9000000000087
-:048CEA000000000086
-:048CEB000000000085
-:048CEC000000000084
-:048CED000000000083
-:048CEE000000000082
-:048CEF000000000081
-:048CF0000000000080
-:048CF100000000007F
-:048CF200000000007E
-:048CF300000000007D
-:048CF400000000007C
-:048CF500000000007B
-:048CF600000000007A
-:048CF7000000000079
-:048CF8000000000078
-:048CF9000000000077
-:048CFA000000000076
-:048CFB000000000075
-:048CFC000000000074
-:048CFD000000000073
-:048CFE000000000072
-:048CFF000000000071
-:048D0000000000006F
-:048D0100000000006E
-:048D0200000000006D
-:048D0300000000006C
-:048D0400000000006B
-:048D0500000000006A
-:048D06000000000069
-:048D07000000000068
-:048D08000000000067
-:048D09000000000066
-:048D0A000000000065
-:048D0B000000000064
-:048D0C000000000063
-:048D0D000000000062
-:048D0E000000000061
-:048D0F000000000060
-:048D1000000000005F
-:048D1100000000005E
-:048D1200000000005D
-:048D1300000000005C
-:048D1400000000005B
-:048D1500000000005A
-:048D16000000000059
-:048D17000000000058
-:048D18000000000057
-:048D19000000000056
-:048D1A000000000055
-:048D1B000000000054
-:048D1C000000000053
-:048D1D000000000052
-:048D1E000000000051
-:048D1F000000000050
-:048D2000000000004F
-:048D2100000000004E
-:048D2200000000004D
-:048D2300000000004C
-:048D2400000000004B
-:048D2500000000004A
-:048D26000000000049
-:048D27000000000048
-:048D28000000000047
-:048D29000000000046
-:048D2A000000000045
-:048D2B000000000044
-:048D2C000000000043
-:048D2D000000000042
-:048D2E000000000041
-:048D2F000000000040
-:048D3000000000003F
-:048D3100000000003E
-:048D3200000000003D
-:048D3300000000003C
-:048D3400000000003B
-:048D3500000000003A
-:048D36000000000039
-:048D37000000000038
-:048D38000000000037
-:048D39000000000036
-:048D3A000000000035
-:048D3B000000000034
-:048D3C000000000033
-:048D3D000000000032
-:048D3E000000000031
-:048D3F000000000030
-:048D4000000000002F
-:048D4100000000002E
-:048D4200000000002D
-:048D4300000000002C
-:048D4400000000002B
-:048D4500000000002A
-:048D46000000000029
-:048D47000000000028
-:048D48000000000027
-:048D49000000000026
-:048D4A000000000025
-:048D4B000000000024
-:048D4C000000000023
-:048D4D000000000022
-:048D4E000000000021
-:048D4F000000000020
-:048D5000000000001F
-:048D5100000000001E
-:048D5200000000001D
-:048D5300000000001C
-:048D5400000000001B
-:048D5500000000001A
-:048D56000000000019
-:048D57000000000018
-:048D58000000000017
-:048D59000000000016
-:048D5A000000000015
-:048D5B000000000014
-:048D5C000000000013
-:048D5D000000000012
-:048D5E000000000011
-:048D5F000000000010
-:048D6000000000000F
-:048D6100000000000E
-:048D6200000000000D
-:048D6300000000000C
-:048D6400000000000B
-:048D6500000000000A
-:048D66000000000009
-:048D67000000000008
-:048D68000000000007
-:048D69000000000006
-:048D6A000000000005
-:048D6B000000000004
-:048D6C000000000003
-:048D6D000000000002
-:048D6E000000000001
-:048D6F000000000000
-:048D700000000000FF
-:048D710000000000FE
-:048D720000000000FD
-:048D730000000000FC
-:048D740000000000FB
-:048D750000000000FA
-:048D760000000000F9
-:048D770000000000F8
-:048D780000000000F7
-:048D790000000000F6
-:048D7A0000000000F5
-:048D7B0000000000F4
-:048D7C0000000000F3
-:048D7D0000000000F2
-:048D7E0000000000F1
-:048D7F0000000000F0
-:048D800000000000EF
-:048D810000000000EE
-:048D820000000000ED
-:048D830000000000EC
-:048D840000000000EB
-:048D850000000000EA
-:048D860000000000E9
-:048D870000000000E8
-:048D880000000000E7
-:048D890000000000E6
-:048D8A0000000000E5
-:048D8B0000000000E4
-:048D8C0000000000E3
-:048D8D0000000000E2
-:048D8E0000000000E1
-:048D8F0000000000E0
-:048D900000000000DF
-:048D910000000000DE
-:048D920000000000DD
-:048D930000000000DC
-:048D940000000000DB
-:048D950000000000DA
-:048D960000000000D9
-:048D970000000000D8
-:048D980000000000D7
-:048D990000000000D6
-:048D9A0000000000D5
-:048D9B0000000000D4
-:048D9C0000000000D3
-:048D9D0000000000D2
-:048D9E0000000000D1
-:048D9F0000000000D0
-:048DA00000000000CF
-:048DA10000000000CE
-:048DA20000000000CD
-:048DA30000000000CC
-:048DA40000000000CB
-:048DA50000000000CA
-:048DA60000000000C9
-:048DA70000000000C8
-:048DA80000000000C7
-:048DA90000000000C6
-:048DAA0000000000C5
-:048DAB0000000000C4
-:048DAC0000000000C3
-:048DAD0000000000C2
-:048DAE0000000000C1
-:048DAF0000000000C0
-:048DB00000000000BF
-:048DB10000000000BE
-:048DB20000000000BD
-:048DB30000000000BC
-:048DB40000000000BB
-:048DB50000000000BA
-:048DB60000000000B9
-:048DB70000000000B8
-:048DB80000000000B7
-:048DB90000000000B6
-:048DBA0000000000B5
-:048DBB0000000000B4
-:048DBC0000000000B3
-:048DBD0000000000B2
-:048DBE0000000000B1
-:048DBF0000000000B0
-:048DC00000000000AF
-:048DC10000000000AE
-:048DC20000000000AD
-:048DC30000000000AC
-:048DC40000000000AB
-:048DC50000000000AA
-:048DC60000000000A9
-:048DC70000000000A8
-:048DC80000000000A7
-:048DC90000000000A6
-:048DCA0000000000A5
-:048DCB0000000000A4
-:048DCC0000000000A3
-:048DCD0000000000A2
-:048DCE0000000000A1
-:048DCF0000000000A0
-:048DD000000000009F
-:048DD100000000009E
-:048DD200000000009D
-:048DD300000000009C
-:048DD400000000009B
-:048DD500000000009A
-:048DD6000000000099
-:048DD7000000000098
-:048DD8000000000097
-:048DD9000000000096
-:048DDA000000000095
-:048DDB000000000094
-:048DDC000000000093
-:048DDD000000000092
-:048DDE000000000091
-:048DDF000000000090
-:048DE000000000008F
-:048DE100000000008E
-:048DE200000000008D
-:048DE300000000008C
-:048DE400000000008B
-:048DE500000000008A
-:048DE6000000000089
-:048DE7000000000088
-:048DE8000000000087
-:048DE9000000000086
-:048DEA000000000085
-:048DEB000000000084
-:048DEC000000000083
-:048DED000000000082
-:048DEE000000000081
-:048DEF000000000080
-:048DF000000000007F
-:048DF100000000007E
-:048DF200000000007D
-:048DF300000000007C
-:048DF400000000007B
-:048DF500000000007A
-:048DF6000000000079
-:048DF7000000000078
-:048DF8000000000077
-:048DF9000000000076
-:048DFA000000000075
-:048DFB000000000074
-:048DFC000000000073
-:048DFD000000000072
-:048DFE000000000071
-:048DFF000000000070
-:048E0000000000006E
-:048E0100000000006D
-:048E0200000000006C
-:048E0300000000006B
-:048E0400000000006A
-:048E05000000000069
-:048E06000000000068
-:048E07000000000067
-:048E08000000000066
-:048E09000000000065
-:048E0A000000000064
-:048E0B000000000063
-:048E0C000000000062
-:048E0D000000000061
-:048E0E000000000060
-:048E0F00000000005F
-:048E1000000000005E
-:048E1100000000005D
-:048E1200000000005C
-:048E1300000000005B
-:048E1400000000005A
-:048E15000000000059
-:048E16000000000058
-:048E17000000000057
-:048E18000000000056
-:048E19000000000055
-:048E1A000000000054
-:048E1B000000000053
-:048E1C000000000052
-:048E1D000000000051
-:048E1E000000000050
-:048E1F00000000004F
-:048E2000000000004E
-:048E2100000000004D
-:048E2200000000004C
-:048E2300000000004B
-:048E2400000000004A
-:048E25000000000049
-:048E26000000000048
-:048E27000000000047
-:048E28000000000046
-:048E29000000000045
-:048E2A000000000044
-:048E2B000000000043
-:048E2C000000000042
-:048E2D000000000041
-:048E2E000000000040
-:048E2F00000000003F
-:048E3000000000003E
-:048E3100000000003D
-:048E3200000000003C
-:048E3300000000003B
-:048E3400000000003A
-:048E35000000000039
-:048E36000000000038
-:048E37000000000037
-:048E38000000000036
-:048E39000000000035
-:048E3A000000000034
-:048E3B000000000033
-:048E3C000000000032
-:048E3D000000000031
-:048E3E000000000030
-:048E3F00000000002F
-:048E4000000000002E
-:048E4100000000002D
-:048E4200000000002C
-:048E4300000000002B
-:048E4400000000002A
-:048E45000000000029
-:048E46000000000028
-:048E47000000000027
-:048E48000000000026
-:048E49000000000025
-:048E4A000000000024
-:048E4B000000000023
-:048E4C000000000022
-:048E4D000000000021
-:048E4E000000000020
-:048E4F00000000001F
-:048E5000000000001E
-:048E5100000000001D
-:048E5200000000001C
-:048E5300000000001B
-:048E5400000000001A
-:048E55000000000019
-:048E56000000000018
-:048E57000000000017
-:048E58000000000016
-:048E59000000000015
-:048E5A000000000014
-:048E5B000000000013
-:048E5C000000000012
-:048E5D000000000011
-:048E5E000000000010
-:048E5F00000000000F
-:048E6000000000000E
-:048E6100000000000D
-:048E6200000000000C
-:048E6300000000000B
-:048E6400000000000A
-:048E65000000000009
-:048E66000000000008
-:048E67000000000007
-:048E68000000000006
-:048E69000000000005
-:048E6A000000000004
-:048E6B000000000003
-:048E6C000000000002
-:048E6D000000000001
-:048E6E000000000000
-:048E6F0000000000FF
-:048E700000000000FE
-:048E710000000000FD
-:048E720000000000FC
-:048E730000000000FB
-:048E740000000000FA
-:048E750000000000F9
-:048E760000000000F8
-:048E770000000000F7
-:048E780000000000F6
-:048E790000000000F5
-:048E7A0000000000F4
-:048E7B0000000000F3
-:048E7C0000000000F2
-:048E7D0000000000F1
-:048E7E0000000000F0
-:048E7F0000000000EF
-:048E800000000000EE
-:048E810000000000ED
-:048E820000000000EC
-:048E830000000000EB
-:048E840000000000EA
-:048E850000000000E9
-:048E860000000000E8
-:048E870000000000E7
-:048E880000000000E6
-:048E890000000000E5
-:048E8A0000000000E4
-:048E8B0000000000E3
-:048E8C0000000000E2
-:048E8D0000000000E1
-:048E8E0000000000E0
-:048E8F0000000000DF
-:048E900000000000DE
-:048E910000000000DD
-:048E920000000000DC
-:048E930000000000DB
-:048E940000000000DA
-:048E950000000000D9
-:048E960000000000D8
-:048E970000000000D7
-:048E980000000000D6
-:048E990000000000D5
-:048E9A0000000000D4
-:048E9B0000000000D3
-:048E9C0000000000D2
-:048E9D0000000000D1
-:048E9E0000000000D0
-:048E9F0000000000CF
-:048EA00000000000CE
-:048EA10000000000CD
-:048EA20000000000CC
-:048EA30000000000CB
-:048EA40000000000CA
-:048EA50000000000C9
-:048EA60000000000C8
-:048EA70000000000C7
-:048EA80000000000C6
-:048EA90000000000C5
-:048EAA0000000000C4
-:048EAB0000000000C3
-:048EAC0000000000C2
-:048EAD0000000000C1
-:048EAE0000000000C0
-:048EAF0000000000BF
-:048EB00000000000BE
-:048EB10000000000BD
-:048EB20000000000BC
-:048EB30000000000BB
-:048EB40000000000BA
-:048EB50000000000B9
-:048EB60000000000B8
-:048EB70000000000B7
-:048EB80000000000B6
-:048EB90000000000B5
-:048EBA0000000000B4
-:048EBB0000000000B3
-:048EBC0000000000B2
-:048EBD0000000000B1
-:048EBE0000000000B0
-:048EBF0000000000AF
-:048EC00000000000AE
-:048EC10000000000AD
-:048EC20000000000AC
-:048EC30000000000AB
-:048EC40000000000AA
-:048EC50000000000A9
-:048EC60000000000A8
-:048EC70000000000A7
-:048EC80000000000A6
-:048EC90000000000A5
-:048ECA0000000000A4
-:048ECB0000000000A3
-:048ECC0000000000A2
-:048ECD0000000000A1
-:048ECE0000000000A0
-:048ECF00000000009F
-:048ED000000000009E
-:048ED100000000009D
-:048ED200000000009C
-:048ED300000000009B
-:048ED400000000009A
-:048ED5000000000099
-:048ED6000000000098
-:048ED7000000000097
-:048ED8000000000096
-:048ED9000000000095
-:048EDA000000000094
-:048EDB000000000093
-:048EDC000000000092
-:048EDD000000000091
-:048EDE000000000090
-:048EDF00000000008F
-:048EE000000000008E
-:048EE100000000008D
-:048EE200000000008C
-:048EE300000000008B
-:048EE400000000008A
-:048EE5000000000089
-:048EE6000000000088
-:048EE7000000000087
-:048EE8000000000086
-:048EE9000000000085
-:048EEA000000000084
-:048EEB000000000083
-:048EEC000000000082
-:048EED000000000081
-:048EEE000000000080
-:048EEF00000000007F
-:048EF000000000007E
-:048EF100000000007D
-:048EF200000000007C
-:048EF300000000007B
-:048EF400000000007A
-:048EF5000000000079
-:048EF6000000000078
-:048EF7000000000077
-:048EF8000000000076
-:048EF9000000000075
-:048EFA000000000074
-:048EFB000000000073
-:048EFC000000000072
-:048EFD000000000071
-:048EFE000000000070
-:048EFF00000000006F
-:048F0000000000006D
-:048F0100000000006C
-:048F0200000000006B
-:048F0300000000006A
-:048F04000000000069
-:048F05000000000068
-:048F06000000000067
-:048F07000000000066
-:048F08000000000065
-:048F09000000000064
-:048F0A000000000063
-:048F0B000000000062
-:048F0C000000000061
-:048F0D000000000060
-:048F0E00000000005F
-:048F0F00000000005E
-:048F1000000000005D
-:048F1100000000005C
-:048F1200000000005B
-:048F1300000000005A
-:048F14000000000059
-:048F15000000000058
-:048F16000000000057
-:048F17000000000056
-:048F18000000000055
-:048F19000000000054
-:048F1A000000000053
-:048F1B000000000052
-:048F1C000000000051
-:048F1D000000000050
-:048F1E00000000004F
-:048F1F00000000004E
-:048F2000000000004D
-:048F2100000000004C
-:048F2200000000004B
-:048F2300000000004A
-:048F24000000000049
-:048F25000000000048
-:048F26000000000047
-:048F27000000000046
-:048F28000000000045
-:048F29000000000044
-:048F2A000000000043
-:048F2B000000000042
-:048F2C000000000041
-:048F2D000000000040
-:048F2E00000000003F
-:048F2F00000000003E
-:048F3000000000003D
-:048F3100000000003C
-:048F3200000000003B
-:048F3300000000003A
-:048F34000000000039
-:048F35000000000038
-:048F36000000000037
-:048F37000000000036
-:048F38000000000035
-:048F39000000000034
-:048F3A000000000033
-:048F3B000000000032
-:048F3C000000000031
-:048F3D000000000030
-:048F3E00000000002F
-:048F3F00000000002E
-:048F4000000000002D
-:048F4100000000002C
-:048F4200000000002B
-:048F4300000000002A
-:048F44000000000029
-:048F45000000000028
-:048F46000000000027
-:048F47000000000026
-:048F48000000000025
-:048F49000000000024
-:048F4A000000000023
-:048F4B000000000022
-:048F4C000000000021
-:048F4D000000000020
-:048F4E00000000001F
-:048F4F00000000001E
-:048F5000000000001D
-:048F5100000000001C
-:048F5200000000001B
-:048F5300000000001A
-:048F54000000000019
-:048F55000000000018
-:048F56000000000017
-:048F57000000000016
-:048F58000000000015
-:048F59000000000014
-:048F5A000000000013
-:048F5B000000000012
-:048F5C000000000011
-:048F5D000000000010
-:048F5E00000000000F
-:048F5F00000000000E
-:048F6000000000000D
-:048F6100000000000C
-:048F6200000000000B
-:048F6300000000000A
-:048F64000000000009
-:048F65000000000008
-:048F66000000000007
-:048F67000000000006
-:048F68000000000005
-:048F69000000000004
-:048F6A000000000003
-:048F6B000000000002
-:048F6C000000000001
-:048F6D000000000000
-:048F6E0000000000FF
-:048F6F0000000000FE
-:048F700000000000FD
-:048F710000000000FC
-:048F720000000000FB
-:048F730000000000FA
-:048F740000000000F9
-:048F750000000000F8
-:048F760000000000F7
-:048F770000000000F6
-:048F780000000000F5
-:048F790000000000F4
-:048F7A0000000000F3
-:048F7B0000000000F2
-:048F7C0000000000F1
-:048F7D0000000000F0
-:048F7E0000000000EF
-:048F7F0000000000EE
-:048F800000000000ED
-:048F810000000000EC
-:048F820000000000EB
-:048F830000000000EA
-:048F840000000000E9
-:048F850000000000E8
-:048F860000000000E7
-:048F870000000000E6
-:048F880000000000E5
-:048F890000000000E4
-:048F8A0000000000E3
-:048F8B0000000000E2
-:048F8C0000000000E1
-:048F8D0000000000E0
-:048F8E0000000000DF
-:048F8F0000000000DE
-:048F900000000000DD
-:048F910000000000DC
-:048F920000000000DB
-:048F930000000000DA
-:048F940000000000D9
-:048F950000000000D8
-:048F960000000000D7
-:048F970000000000D6
-:048F980000000000D5
-:048F990000000000D4
-:048F9A0000000000D3
-:048F9B0000000000D2
-:048F9C0000000000D1
-:048F9D0000000000D0
-:048F9E0000000000CF
-:048F9F0000000000CE
-:048FA00000000000CD
-:048FA10000000000CC
-:048FA20000000000CB
-:048FA30000000000CA
-:048FA40000000000C9
-:048FA50000000000C8
-:048FA60000000000C7
-:048FA70000000000C6
-:048FA80000000000C5
-:048FA90000000000C4
-:048FAA0000000000C3
-:048FAB0000000000C2
-:048FAC0000000000C1
-:048FAD0000000000C0
-:048FAE0000000000BF
-:048FAF0000000000BE
-:048FB00000000000BD
-:048FB10000000000BC
-:048FB20000000000BB
-:048FB30000000000BA
-:048FB40000000000B9
-:048FB50000000000B8
-:048FB60000000000B7
-:048FB70000000000B6
-:048FB80000000000B5
-:048FB90000000000B4
-:048FBA0000000000B3
-:048FBB0000000000B2
-:048FBC0000000000B1
-:048FBD0000000000B0
-:048FBE0000000000AF
-:048FBF0000000000AE
-:048FC00000000000AD
-:048FC10000000000AC
-:048FC20000000000AB
-:048FC30000000000AA
-:048FC40000000000A9
-:048FC50000000000A8
-:048FC60000000000A7
-:048FC70000000000A6
-:048FC80000000000A5
-:048FC90000000000A4
-:048FCA0000000000A3
-:048FCB0000000000A2
-:048FCC0000000000A1
-:048FCD0000000000A0
-:048FCE00000000009F
-:048FCF00000000009E
-:048FD000000000009D
-:048FD100000000009C
-:048FD200000000009B
-:048FD300000000009A
-:048FD4000000000099
-:048FD5000000000098
-:048FD6000000000097
-:048FD7000000000096
-:048FD8000000000095
-:048FD9000000000094
-:048FDA000000000093
-:048FDB000000000092
-:048FDC000000000091
-:048FDD000000000090
-:048FDE00000000008F
-:048FDF00000000008E
-:048FE000000000008D
-:048FE100000000008C
-:048FE200000000008B
-:048FE300000000008A
-:048FE4000000000089
-:048FE5000000000088
-:048FE6000000000087
-:048FE7000000000086
-:048FE8000000000085
-:048FE9000000000084
-:048FEA000000000083
-:048FEB000000000082
-:048FEC000000000081
-:048FED000000000080
-:048FEE00000000007F
-:048FEF00000000007E
-:048FF000000000007D
-:048FF100000000007C
-:048FF200000000007B
-:048FF300000000007A
-:048FF4000000000079
-:048FF5000000000078
-:048FF6000000000077
-:048FF7000000000076
-:048FF8000000000075
-:048FF9000000000074
-:048FFA000000000073
-:048FFB000000000072
-:048FFC000000000071
-:048FFD000000000070
-:048FFE00000000006F
-:048FFF00000000006E
-:04900000000000006C
-:04900100000000006B
-:04900200000000006A
-:049003000000000069
-:049004000000000068
-:049005000000000067
-:049006000000000066
-:049007000000000065
-:049008000000000064
-:049009000000000063
-:04900A000000000062
-:04900B000000000061
-:04900C000000000060
-:04900D00000000005F
-:04900E00000000005E
-:04900F00000000005D
-:04901000000000005C
-:04901100000000005B
-:04901200000000005A
-:049013000000000059
-:049014000000000058
-:049015000000000057
-:049016000000000056
-:049017000000000055
-:049018000000000054
-:049019000000000053
-:04901A000000000052
-:04901B000000000051
-:04901C000000000050
-:04901D00000000004F
-:04901E00000000004E
-:04901F00000000004D
-:04902000000000004C
-:04902100000000004B
-:04902200000000004A
-:049023000000000049
-:049024000000000048
-:049025000000000047
-:049026000000000046
-:049027000000000045
-:049028000000000044
-:049029000000000043
-:04902A000000000042
-:04902B000000000041
-:04902C000000000040
-:04902D00000000003F
-:04902E00000000003E
-:04902F00000000003D
-:04903000000000003C
-:04903100000000003B
-:04903200000000003A
-:049033000000000039
-:049034000000000038
-:049035000000000037
-:049036000000000036
-:049037000000000035
-:049038000000000034
-:049039000000000033
-:04903A000000000032
-:04903B000000000031
-:04903C000000000030
-:04903D00000000002F
-:04903E00000000002E
-:04903F00000000002D
-:04904000000000002C
-:04904100000000002B
-:04904200000000002A
-:049043000000000029
-:049044000000000028
-:049045000000000027
-:049046000000000026
-:049047000000000025
-:049048000000000024
-:049049000000000023
-:04904A000000000022
-:04904B000000000021
-:04904C000000000020
-:04904D00000000001F
-:04904E00000000001E
-:04904F00000000001D
-:04905000000000001C
-:04905100000000001B
-:04905200000000001A
-:049053000000000019
-:049054000000000018
-:049055000000000017
-:049056000000000016
-:049057000000000015
-:049058000000000014
-:049059000000000013
-:04905A000000000012
-:04905B000000000011
-:04905C000000000010
-:04905D00000000000F
-:04905E00000000000E
-:04905F00000000000D
-:04906000000000000C
-:04906100000000000B
-:04906200000000000A
-:049063000000000009
-:049064000000000008
-:049065000000000007
-:049066000000000006
-:049067000000000005
-:049068000000000004
-:049069000000000003
-:04906A000000000002
-:04906B000000000001
-:04906C000000000000
-:04906D0000000000FF
-:04906E0000000000FE
-:04906F0000000000FD
-:0490700000000000FC
-:0490710000000000FB
-:0490720000000000FA
-:0490730000000000F9
-:0490740000000000F8
-:0490750000000000F7
-:0490760000000000F6
-:0490770000000000F5
-:0490780000000000F4
-:0490790000000000F3
-:04907A0000000000F2
-:04907B0000000000F1
-:04907C0000000000F0
-:04907D0000000000EF
-:04907E0000000000EE
-:04907F0000000000ED
-:0490800000000000EC
-:0490810000000000EB
-:0490820000000000EA
-:0490830000000000E9
-:0490840000000000E8
-:0490850000000000E7
-:0490860000000000E6
-:0490870000000000E5
-:0490880000000000E4
-:0490890000000000E3
-:04908A0000000000E2
-:04908B0000000000E1
-:04908C0000000000E0
-:04908D0000000000DF
-:04908E0000000000DE
-:04908F0000000000DD
-:0490900000000000DC
-:0490910000000000DB
-:0490920000000000DA
-:0490930000000000D9
-:0490940000000000D8
-:0490950000000000D7
-:0490960000000000D6
-:0490970000000000D5
-:0490980000000000D4
-:0490990000000000D3
-:04909A0000000000D2
-:04909B0000000000D1
-:04909C0000000000D0
-:04909D0000000000CF
-:04909E0000000000CE
-:04909F0000000000CD
-:0490A00000000000CC
-:0490A10000000000CB
-:0490A20000000000CA
-:0490A30000000000C9
-:0490A40000000000C8
-:0490A50000000000C7
-:0490A60000000000C6
-:0490A70000000000C5
-:0490A80000000000C4
-:0490A90000000000C3
-:0490AA0000000000C2
-:0490AB0000000000C1
-:0490AC0000000000C0
-:0490AD0000000000BF
-:0490AE0000000000BE
-:0490AF0000000000BD
-:0490B00000000000BC
-:0490B10000000000BB
-:0490B20000000000BA
-:0490B30000000000B9
-:0490B40000000000B8
-:0490B50000000000B7
-:0490B60000000000B6
-:0490B70000000000B5
-:0490B80000000000B4
-:0490B90000000000B3
-:0490BA0000000000B2
-:0490BB0000000000B1
-:0490BC0000000000B0
-:0490BD0000000000AF
-:0490BE0000000000AE
-:0490BF0000000000AD
-:0490C00000000000AC
-:0490C10000000000AB
-:0490C20000000000AA
-:0490C30000000000A9
-:0490C40000000000A8
-:0490C50000000000A7
-:0490C60000000000A6
-:0490C70000000000A5
-:0490C80000000000A4
-:0490C90000000000A3
-:0490CA0000000000A2
-:0490CB0000000000A1
-:0490CC0000000000A0
-:0490CD00000000009F
-:0490CE00000000009E
-:0490CF00000000009D
-:0490D000000000009C
-:0490D100000000009B
-:0490D200000000009A
-:0490D3000000000099
-:0490D4000000000098
-:0490D5000000000097
-:0490D6000000000096
-:0490D7000000000095
-:0490D8000000000094
-:0490D9000000000093
-:0490DA000000000092
-:0490DB000000000091
-:0490DC000000000090
-:0490DD00000000008F
-:0490DE00000000008E
-:0490DF00000000008D
-:0490E000000000008C
-:0490E100000000008B
-:0490E200000000008A
-:0490E3000000000089
-:0490E4000000000088
-:0490E5000000000087
-:0490E6000000000086
-:0490E7000000000085
-:0490E8000000000084
-:0490E9000000000083
-:0490EA000000000082
-:0490EB000000000081
-:0490EC000000000080
-:0490ED00000000007F
-:0490EE00000000007E
-:0490EF00000000007D
-:0490F000000000007C
-:0490F100000000007B
-:0490F200000000007A
-:0490F3000000000079
-:0490F4000000000078
-:0490F5000000000077
-:0490F6000000000076
-:0490F7000000000075
-:0490F8000000000074
-:0490F9000000000073
-:0490FA000000000072
-:0490FB000000000071
-:0490FC000000000070
-:0490FD00000000006F
-:0490FE00000000006E
-:0490FF00000000006D
-:04910000000000006B
-:04910100000000006A
-:049102000000000069
-:049103000000000068
-:049104000000000067
-:049105000000000066
-:049106000000000065
-:049107000000000064
-:049108000000000063
-:049109000000000062
-:04910A000000000061
-:04910B000000000060
-:04910C00000000005F
-:04910D00000000005E
-:04910E00000000005D
-:04910F00000000005C
-:04911000000000005B
-:04911100000000005A
-:049112000000000059
-:049113000000000058
-:049114000000000057
-:049115000000000056
-:049116000000000055
-:049117000000000054
-:049118000000000053
-:049119000000000052
-:04911A000000000051
-:04911B000000000050
-:04911C00000000004F
-:04911D00000000004E
-:04911E00000000004D
-:04911F00000000004C
-:04912000000000004B
-:04912100000000004A
-:049122000000000049
-:049123000000000048
-:049124000000000047
-:049125000000000046
-:049126000000000045
-:049127000000000044
-:049128000000000043
-:049129000000000042
-:04912A000000000041
-:04912B000000000040
-:04912C00000000003F
-:04912D00000000003E
-:04912E00000000003D
-:04912F00000000003C
-:04913000000000003B
-:04913100000000003A
-:049132000000000039
-:049133000000000038
-:049134000000000037
-:049135000000000036
-:049136000000000035
-:049137000000000034
-:049138000000000033
-:049139000000000032
-:04913A000000000031
-:04913B000000000030
-:04913C00000000002F
-:04913D00000000002E
-:04913E00000000002D
-:04913F00000000002C
-:04914000000000002B
-:04914100000000002A
-:049142000000000029
-:049143000000000028
-:049144000000000027
-:049145000000000026
-:049146000000000025
-:049147000000000024
-:049148000000000023
-:049149000000000022
-:04914A000000000021
-:04914B000000000020
-:04914C00000000001F
-:04914D00000000001E
-:04914E00000000001D
-:04914F00000000001C
-:04915000000000001B
-:04915100000000001A
-:049152000000000019
-:049153000000000018
-:049154000000000017
-:049155000000000016
-:049156000000000015
-:049157000000000014
-:049158000000000013
-:049159000000000012
-:04915A000000000011
-:04915B000000000010
-:04915C00000000000F
-:04915D00000000000E
-:04915E00000000000D
-:04915F00000000000C
-:04916000000000000B
-:04916100000000000A
-:049162000000000009
-:049163000000000008
-:049164000000000007
-:049165000000000006
-:049166000000000005
-:049167000000000004
-:049168000000000003
-:049169000000000002
-:04916A000000000001
-:04916B000000000000
-:04916C0000000000FF
-:04916D0000000000FE
-:04916E0000000000FD
-:04916F0000000000FC
-:0491700000000000FB
-:0491710000000000FA
-:0491720000000000F9
-:0491730000000000F8
-:0491740000000000F7
-:0491750000000000F6
-:0491760000000000F5
-:0491770000000000F4
-:0491780000000000F3
-:0491790000000000F2
-:04917A0000000000F1
-:04917B0000000000F0
-:04917C0000000000EF
-:04917D0000000000EE
-:04917E0000000000ED
-:04917F0000000000EC
-:0491800000000000EB
-:0491810000000000EA
-:0491820000000000E9
-:0491830000000000E8
-:0491840000000000E7
-:0491850000000000E6
-:0491860000000000E5
-:0491870000000000E4
-:0491880000000000E3
-:0491890000000000E2
-:04918A0000000000E1
-:04918B0000000000E0
-:04918C0000000000DF
-:04918D0000000000DE
-:04918E0000000000DD
-:04918F0000000000DC
-:0491900000000000DB
-:0491910000000000DA
-:0491920000000000D9
-:0491930000000000D8
-:0491940000000000D7
-:0491950000000000D6
-:0491960000000000D5
-:0491970000000000D4
-:0491980000000000D3
-:0491990000000000D2
-:04919A0000000000D1
-:04919B0000000000D0
-:04919C0000000000CF
-:04919D0000000000CE
-:04919E0000000000CD
-:04919F0000000000CC
-:0491A00000000000CB
-:0491A10000000000CA
-:0491A20000000000C9
-:0491A30000000000C8
-:0491A40000000000C7
-:0491A50000000000C6
-:0491A60000000000C5
-:0491A70000000000C4
-:0491A80000000000C3
-:0491A90000000000C2
-:0491AA0000000000C1
-:0491AB0000000000C0
-:0491AC0000000000BF
-:0491AD0000000000BE
-:0491AE0000000000BD
-:0491AF0000000000BC
-:0491B00000000000BB
-:0491B10000000000BA
-:0491B20000000000B9
-:0491B30000000000B8
-:0491B40000000000B7
-:0491B50000000000B6
-:0491B60000000000B5
-:0491B70000000000B4
-:0491B80000000000B3
-:0491B90000000000B2
-:0491BA0000000000B1
-:0491BB0000000000B0
-:0491BC0000000000AF
-:0491BD0000000000AE
-:0491BE0000000000AD
-:0491BF0000000000AC
-:0491C00000000000AB
-:0491C10000000000AA
-:0491C20000000000A9
-:0491C30000000000A8
-:0491C40000000000A7
-:0491C50000000000A6
-:0491C60000000000A5
-:0491C70000000000A4
-:0491C80000000000A3
-:0491C90000000000A2
-:0491CA0000000000A1
-:0491CB0000000000A0
-:0491CC00000000009F
-:0491CD00000000009E
-:0491CE00000000009D
-:0491CF00000000009C
-:0491D000000000009B
-:0491D100000000009A
-:0491D2000000000099
-:0491D3000000000098
-:0491D4000000000097
-:0491D5000000000096
-:0491D6000000000095
-:0491D7000000000094
-:0491D8000000000093
-:0491D9000000000092
-:0491DA000000000091
-:0491DB000000000090
-:0491DC00000000008F
-:0491DD00000000008E
-:0491DE00000000008D
-:0491DF00000000008C
-:0491E000000000008B
-:0491E100000000008A
-:0491E2000000000089
-:0491E3000000000088
-:0491E4000000000087
-:0491E5000000000086
-:0491E6000000000085
-:0491E7000000000084
-:0491E8000000000083
-:0491E9000000000082
-:0491EA000000000081
-:0491EB000000000080
-:0491EC00000000007F
-:0491ED00000000007E
-:0491EE00000000007D
-:0491EF00000000007C
-:0491F000000000007B
-:0491F100000000007A
-:0491F2000000000079
-:0491F3000000000078
-:0491F4000000000077
-:0491F5000000000076
-:0491F6000000000075
-:0491F7000000000074
-:0491F8000000000073
-:0491F9000000000072
-:0491FA000000000071
-:0491FB000000000070
-:0491FC00000000006F
-:0491FD00000000006E
-:0491FE00000000006D
-:0491FF00000000006C
-:04920000000000006A
-:049201000000000069
-:049202000000000068
-:049203000000000067
-:049204000000000066
-:049205000000000065
-:049206000000000064
-:049207000000000063
-:049208000000000062
-:049209000000000061
-:04920A000000000060
-:04920B00000000005F
-:04920C00000000005E
-:04920D00000000005D
-:04920E00000000005C
-:04920F00000000005B
-:04921000000000005A
-:049211000000000059
-:049212000000000058
-:049213000000000057
-:049214000000000056
-:049215000000000055
-:049216000000000054
-:049217000000000053
-:049218000000000052
-:049219000000000051
-:04921A000000000050
-:04921B00000000004F
-:04921C00000000004E
-:04921D00000000004D
-:04921E00000000004C
-:04921F00000000004B
-:04922000000000004A
-:049221000000000049
-:049222000000000048
-:049223000000000047
-:049224000000000046
-:049225000000000045
-:049226000000000044
-:049227000000000043
-:049228000000000042
-:049229000000000041
-:04922A000000000040
-:04922B00000000003F
-:04922C00000000003E
-:04922D00000000003D
-:04922E00000000003C
-:04922F00000000003B
-:04923000000000003A
-:049231000000000039
-:049232000000000038
-:049233000000000037
-:049234000000000036
-:049235000000000035
-:049236000000000034
-:049237000000000033
-:049238000000000032
-:049239000000000031
-:04923A000000000030
-:04923B00000000002F
-:04923C00000000002E
-:04923D00000000002D
-:04923E00000000002C
-:04923F00000000002B
-:04924000000000002A
-:049241000000000029
-:049242000000000028
-:049243000000000027
-:049244000000000026
-:049245000000000025
-:049246000000000024
-:049247000000000023
-:049248000000000022
-:049249000000000021
-:04924A000000000020
-:04924B00000000001F
-:04924C00000000001E
-:04924D00000000001D
-:04924E00000000001C
-:04924F00000000001B
-:04925000000000001A
-:049251000000000019
-:049252000000000018
-:049253000000000017
-:049254000000000016
-:049255000000000015
-:049256000000000014
-:049257000000000013
-:049258000000000012
-:049259000000000011
-:04925A000000000010
-:04925B00000000000F
-:04925C00000000000E
-:04925D00000000000D
-:04925E00000000000C
-:04925F00000000000B
-:04926000000000000A
-:049261000000000009
-:049262000000000008
-:049263000000000007
-:049264000000000006
-:049265000000000005
-:049266000000000004
-:049267000000000003
-:049268000000000002
-:049269000000000001
-:04926A000000000000
-:04926B0000000000FF
-:04926C0000000000FE
-:04926D0000000000FD
-:04926E0000000000FC
-:04926F0000000000FB
-:0492700000000000FA
-:0492710000000000F9
-:0492720000000000F8
-:0492730000000000F7
-:0492740000000000F6
-:0492750000000000F5
-:0492760000000000F4
-:0492770000000000F3
-:0492780000000000F2
-:0492790000000000F1
-:04927A0000000000F0
-:04927B0000000000EF
-:04927C0000000000EE
-:04927D0000000000ED
-:04927E0000000000EC
-:04927F0000000000EB
-:0492800000000000EA
-:0492810000000000E9
-:0492820000000000E8
-:0492830000000000E7
-:0492840000000000E6
-:0492850000000000E5
-:0492860000000000E4
-:0492870000000000E3
-:0492880000000000E2
-:0492890000000000E1
-:04928A0000000000E0
-:04928B0000000000DF
-:04928C0000000000DE
-:04928D0000000000DD
-:04928E0000000000DC
-:04928F0000000000DB
-:0492900000000000DA
-:0492910000000000D9
-:0492920000000000D8
-:0492930000000000D7
-:0492940000000000D6
-:0492950000000000D5
-:0492960000000000D4
-:0492970000000000D3
-:0492980000000000D2
-:0492990000000000D1
-:04929A0000000000D0
-:04929B0000000000CF
-:04929C0000000000CE
-:04929D0000000000CD
-:04929E0000000000CC
-:04929F0000000000CB
-:0492A00000000000CA
-:0492A10000000000C9
-:0492A20000000000C8
-:0492A30000000000C7
-:0492A40000000000C6
-:0492A50000000000C5
-:0492A60000000000C4
-:0492A70000000000C3
-:0492A80000000000C2
-:0492A90000000000C1
-:0492AA0000000000C0
-:0492AB0000000000BF
-:0492AC0000000000BE
-:0492AD0000000000BD
-:0492AE0000000000BC
-:0492AF0000000000BB
-:0492B00000000000BA
-:0492B10000000000B9
-:0492B20000000000B8
-:0492B30000000000B7
-:0492B40000000000B6
-:0492B50000000000B5
-:0492B60000000000B4
-:0492B70000000000B3
-:0492B80000000000B2
-:0492B90000000000B1
-:0492BA0000000000B0
-:0492BB0000000000AF
-:0492BC0000000000AE
-:0492BD0000000000AD
-:0492BE0000000000AC
-:0492BF0000000000AB
-:0492C00000000000AA
-:0492C10000000000A9
-:0492C20000000000A8
-:0492C30000000000A7
-:0492C40000000000A6
-:0492C50000000000A5
-:0492C60000000000A4
-:0492C70000000000A3
-:0492C80000000000A2
-:0492C90000000000A1
-:0492CA0000000000A0
-:0492CB00000000009F
-:0492CC00000000009E
-:0492CD00000000009D
-:0492CE00000000009C
-:0492CF00000000009B
-:0492D000000000009A
-:0492D1000000000099
-:0492D2000000000098
-:0492D3000000000097
-:0492D4000000000096
-:0492D5000000000095
-:0492D6000000000094
-:0492D7000000000093
-:0492D8000000000092
-:0492D9000000000091
-:0492DA000000000090
-:0492DB00000000008F
-:0492DC00000000008E
-:0492DD00000000008D
-:0492DE00000000008C
-:0492DF00000000008B
-:0492E000000000008A
-:0492E1000000000089
-:0492E2000000000088
-:0492E3000000000087
-:0492E4000000000086
-:0492E5000000000085
-:0492E6000000000084
-:0492E7000000000083
-:0492E8000000000082
-:0492E9000000000081
-:0492EA000000000080
-:0492EB00000000007F
-:0492EC00000000007E
-:0492ED00000000007D
-:0492EE00000000007C
-:0492EF00000000007B
-:0492F000000000007A
-:0492F1000000000079
-:0492F2000000000078
-:0492F3000000000077
-:0492F4000000000076
-:0492F5000000000075
-:0492F6000000000074
-:0492F7000000000073
-:0492F8000000000072
-:0492F9000000000071
-:0492FA000000000070
-:0492FB00000000006F
-:0492FC00000000006E
-:0492FD00000000006D
-:0492FE00000000006C
-:0492FF00000000006B
-:049300000000000069
-:049301000000000068
-:049302000000000067
-:049303000000000066
-:049304000000000065
-:049305000000000064
-:049306000000000063
-:049307000000000062
-:049308000000000061
-:049309000000000060
-:04930A00000000005F
-:04930B00000000005E
-:04930C00000000005D
-:04930D00000000005C
-:04930E00000000005B
-:04930F00000000005A
-:049310000000000059
-:049311000000000058
-:049312000000000057
-:049313000000000056
-:049314000000000055
-:049315000000000054
-:049316000000000053
-:049317000000000052
-:049318000000000051
-:049319000000000050
-:04931A00000000004F
-:04931B00000000004E
-:04931C00000000004D
-:04931D00000000004C
-:04931E00000000004B
-:04931F00000000004A
-:049320000000000049
-:049321000000000048
-:049322000000000047
-:049323000000000046
-:049324000000000045
-:049325000000000044
-:049326000000000043
-:049327000000000042
-:049328000000000041
-:049329000000000040
-:04932A00000000003F
-:04932B00000000003E
-:04932C00000000003D
-:04932D00000000003C
-:04932E00000000003B
-:04932F00000000003A
-:049330000000000039
-:049331000000000038
-:049332000000000037
-:049333000000000036
-:049334000000000035
-:049335000000000034
-:049336000000000033
-:049337000000000032
-:049338000000000031
-:049339000000000030
-:04933A00000000002F
-:04933B00000000002E
-:04933C00000000002D
-:04933D00000000002C
-:04933E00000000002B
-:04933F00000000002A
-:049340000000000029
-:049341000000000028
-:049342000000000027
-:049343000000000026
-:049344000000000025
-:049345000000000024
-:049346000000000023
-:049347000000000022
-:049348000000000021
-:049349000000000020
-:04934A00000000001F
-:04934B00000000001E
-:04934C00000000001D
-:04934D00000000001C
-:04934E00000000001B
-:04934F00000000001A
-:049350000000000019
-:049351000000000018
-:049352000000000017
-:049353000000000016
-:049354000000000015
-:049355000000000014
-:049356000000000013
-:049357000000000012
-:049358000000000011
-:049359000000000010
-:04935A00000000000F
-:04935B00000000000E
-:04935C00000000000D
-:04935D00000000000C
-:04935E00000000000B
-:04935F00000000000A
-:049360000000000009
-:049361000000000008
-:049362000000000007
-:049363000000000006
-:049364000000000005
-:049365000000000004
-:049366000000000003
-:049367000000000002
-:049368000000000001
-:049369000000000000
-:04936A0000000000FF
-:04936B0000000000FE
-:04936C0000000000FD
-:04936D0000000000FC
-:04936E0000000000FB
-:04936F0000000000FA
-:0493700000000000F9
-:0493710000000000F8
-:0493720000000000F7
-:0493730000000000F6
-:0493740000000000F5
-:0493750000000000F4
-:0493760000000000F3
-:0493770000000000F2
-:0493780000000000F1
-:0493790000000000F0
-:04937A0000000000EF
-:04937B0000000000EE
-:04937C0000000000ED
-:04937D0000000000EC
-:04937E0000000000EB
-:04937F0000000000EA
-:0493800000000000E9
-:0493810000000000E8
-:0493820000000000E7
-:0493830000000000E6
-:0493840000000000E5
-:0493850000000000E4
-:0493860000000000E3
-:0493870000000000E2
-:0493880000000000E1
-:0493890000000000E0
-:04938A0000000000DF
-:04938B0000000000DE
-:04938C0000000000DD
-:04938D0000000000DC
-:04938E0000000000DB
-:04938F0000000000DA
-:0493900000000000D9
-:0493910000000000D8
-:0493920000000000D7
-:0493930000000000D6
-:0493940000000000D5
-:0493950000000000D4
-:0493960000000000D3
-:0493970000000000D2
-:0493980000000000D1
-:0493990000000000D0
-:04939A0000000000CF
-:04939B0000000000CE
-:04939C0000000000CD
-:04939D0000000000CC
-:04939E0000000000CB
-:04939F0000000000CA
-:0493A00000000000C9
-:0493A10000000000C8
-:0493A20000000000C7
-:0493A30000000000C6
-:0493A40000000000C5
-:0493A50000000000C4
-:0493A60000000000C3
-:0493A70000000000C2
-:0493A80000000000C1
-:0493A90000000000C0
-:0493AA0000000000BF
-:0493AB0000000000BE
-:0493AC0000000000BD
-:0493AD0000000000BC
-:0493AE0000000000BB
-:0493AF0000000000BA
-:0493B00000000000B9
-:0493B10000000000B8
-:0493B20000000000B7
-:0493B30000000000B6
-:0493B40000000000B5
-:0493B50000000000B4
-:0493B60000000000B3
-:0493B70000000000B2
-:0493B80000000000B1
-:0493B90000000000B0
-:0493BA0000000000AF
-:0493BB0000000000AE
-:0493BC0000000000AD
-:0493BD0000000000AC
-:0493BE0000000000AB
-:0493BF0000000000AA
-:0493C00000000000A9
-:0493C10000000000A8
-:0493C20000000000A7
-:0493C30000000000A6
-:0493C40000000000A5
-:0493C50000000000A4
-:0493C60000000000A3
-:0493C70000000000A2
-:0493C80000000000A1
-:0493C90000000000A0
-:0493CA00000000009F
-:0493CB00000000009E
-:0493CC00000000009D
-:0493CD00000000009C
-:0493CE00000000009B
-:0493CF00000000009A
-:0493D0000000000099
-:0493D1000000000098
-:0493D2000000000097
-:0493D3000000000096
-:0493D4000000000095
-:0493D5000000000094
-:0493D6000000000093
-:0493D7000000000092
-:0493D8000000000091
-:0493D9000000000090
-:0493DA00000000008F
-:0493DB00000000008E
-:0493DC00000000008D
-:0493DD00000000008C
-:0493DE00000000008B
-:0493DF00000000008A
-:0493E0000000000089
-:0493E1000000000088
-:0493E2000000000087
-:0493E3000000000086
-:0493E4000000000085
-:0493E5000000000084
-:0493E6000000000083
-:0493E7000000000082
-:0493E8000000000081
-:0493E9000000000080
-:0493EA00000000007F
-:0493EB00000000007E
-:0493EC00000000007D
-:0493ED00000000007C
-:0493EE00000000007B
-:0493EF00000000007A
-:0493F0000000000079
-:0493F1000000000078
-:0493F2000000000077
-:0493F3000000000076
-:0493F4000000000075
-:0493F5000000000074
-:0493F6000000000073
-:0493F7000000000072
-:0493F8000000000071
-:0493F9000000000070
-:0493FA00000000006F
-:0493FB00000000006E
-:0493FC00000000006D
-:0493FD00000000006C
-:0493FE00000000006B
-:0493FF00000000006A
-:049400000000000068
-:049401000000000067
-:049402000000000066
-:049403000000000065
-:049404000000000064
-:049405000000000063
-:049406000000000062
-:049407000000000061
-:049408000000000060
-:04940900000000005F
-:04940A00000000005E
-:04940B00000000005D
-:04940C00000000005C
-:04940D00000000005B
-:04940E00000000005A
-:04940F000000000059
-:049410000000000058
-:049411000000000057
-:049412000000000056
-:049413000000000055
-:049414000000000054
-:049415000000000053
-:049416000000000052
-:049417000000000051
-:049418000000000050
-:04941900000000004F
-:04941A00000000004E
-:04941B00000000004D
-:04941C00000000004C
-:04941D00000000004B
-:04941E00000000004A
-:04941F000000000049
-:049420000000000048
-:049421000000000047
-:049422000000000046
-:049423000000000045
-:049424000000000044
-:049425000000000043
-:049426000000000042
-:049427000000000041
-:049428000000000040
-:04942900000000003F
-:04942A00000000003E
-:04942B00000000003D
-:04942C00000000003C
-:04942D00000000003B
-:04942E00000000003A
-:04942F000000000039
-:049430000000000038
-:049431000000000037
-:049432000000000036
-:049433000000000035
-:049434000000000034
-:049435000000000033
-:049436000000000032
-:049437000000000031
-:049438000000000030
-:04943900000000002F
-:04943A00000000002E
-:04943B00000000002D
-:04943C00000000002C
-:04943D00000000002B
-:04943E00000000002A
-:04943F000000000029
-:049440000000000028
-:049441000000000027
-:049442000000000026
-:049443000000000025
-:049444000000000024
-:049445000000000023
-:049446000000000022
-:049447000000000021
-:049448000000000020
-:04944900000000001F
-:04944A00000000001E
-:04944B00000000001D
-:04944C00000000001C
-:04944D00000000001B
-:04944E00000000001A
-:04944F000000000019
-:049450000000000018
-:049451000000000017
-:049452000000000016
-:049453000000000015
-:049454000000000014
-:049455000000000013
-:049456000000000012
-:049457000000000011
-:049458000000000010
-:04945900000000000F
-:04945A00000000000E
-:04945B00000000000D
-:04945C00000000000C
-:04945D00000000000B
-:04945E00000000000A
-:04945F000000000009
-:049460000000000008
-:049461000000000007
-:049462000000000006
-:049463000000000005
-:049464000000000004
-:049465000000000003
-:049466000000000002
-:049467000000000001
-:049468000000000000
-:0494690000000000FF
-:04946A0000000000FE
-:04946B0000000000FD
-:04946C0000000000FC
-:04946D0000000000FB
-:04946E0000000000FA
-:04946F0000000000F9
-:0494700000000000F8
-:0494710000000000F7
-:0494720000000000F6
-:0494730000000000F5
-:0494740000000000F4
-:0494750000000000F3
-:0494760000000000F2
-:0494770000000000F1
-:0494780000000000F0
-:0494790000000000EF
-:04947A0000000000EE
-:04947B0000000000ED
-:04947C0000000000EC
-:04947D0000000000EB
-:04947E0000000000EA
-:04947F0000000000E9
-:0494800000000000E8
-:0494810000000000E7
-:0494820000000000E6
-:0494830000000000E5
-:0494840000000000E4
-:0494850000000000E3
-:0494860000000000E2
-:0494870000000000E1
-:0494880000000000E0
-:0494890000000000DF
-:04948A0000000000DE
-:04948B0000000000DD
-:04948C0000000000DC
-:04948D0000000000DB
-:04948E0000000000DA
-:04948F0000000000D9
-:0494900000000000D8
-:0494910000000000D7
-:0494920000000000D6
-:0494930000000000D5
-:0494940000000000D4
-:0494950000000000D3
-:0494960000000000D2
-:0494970000000000D1
-:0494980000000000D0
-:0494990000000000CF
-:04949A0000000000CE
-:04949B0000000000CD
-:04949C0000000000CC
-:04949D0000000000CB
-:04949E0000000000CA
-:04949F0000000000C9
-:0494A00000000000C8
-:0494A10000000000C7
-:0494A20000000000C6
-:0494A30000000000C5
-:0494A40000000000C4
-:0494A50000000000C3
-:0494A60000000000C2
-:0494A70000000000C1
-:0494A80000000000C0
-:0494A90000000000BF
-:0494AA0000000000BE
-:0494AB0000000000BD
-:0494AC0000000000BC
-:0494AD0000000000BB
-:0494AE0000000000BA
-:0494AF0000000000B9
-:0494B00000000000B8
-:0494B10000000000B7
-:0494B20000000000B6
-:0494B30000000000B5
-:0494B40000000000B4
-:0494B50000000000B3
-:0494B60000000000B2
-:0494B70000000000B1
-:0494B80000000000B0
-:0494B90000000000AF
-:0494BA0000000000AE
-:0494BB0000000000AD
-:0494BC0000000000AC
-:0494BD0000000000AB
-:0494BE0000000000AA
-:0494BF0000000000A9
-:0494C00000000000A8
-:0494C10000000000A7
-:0494C20000000000A6
-:0494C30000000000A5
-:0494C40000000000A4
-:0494C50000000000A3
-:0494C60000000000A2
-:0494C70000000000A1
-:0494C80000000000A0
-:0494C900000000009F
-:0494CA00000000009E
-:0494CB00000000009D
-:0494CC00000000009C
-:0494CD00000000009B
-:0494CE00000000009A
-:0494CF000000000099
-:0494D0000000000098
-:0494D1000000000097
-:0494D2000000000096
-:0494D3000000000095
-:0494D4000000000094
-:0494D5000000000093
-:0494D6000000000092
-:0494D7000000000091
-:0494D8000000000090
-:0494D900000000008F
-:0494DA00000000008E
-:0494DB00000000008D
-:0494DC00000000008C
-:0494DD00000000008B
-:0494DE00000000008A
-:0494DF000000000089
-:0494E0000000000088
-:0494E1000000000087
-:0494E2000000000086
-:0494E3000000000085
-:0494E4000000000084
-:0494E5000000000083
-:0494E6000000000082
-:0494E7000000000081
-:0494E8000000000080
-:0494E900000000007F
-:0494EA00000000007E
-:0494EB00000000007D
-:0494EC00000000007C
-:0494ED00000000007B
-:0494EE00000000007A
-:0494EF000000000079
-:0494F0000000000078
-:0494F1000000000077
-:0494F2000000000076
-:0494F3000000000075
-:0494F4000000000074
-:0494F5000000000073
-:0494F6000000000072
-:0494F7000000000071
-:0494F8000000000070
-:0494F900000000006F
-:0494FA00000000006E
-:0494FB00000000006D
-:0494FC00000000006C
-:0494FD00000000006B
-:0494FE00000000006A
-:0494FF000000000069
-:049500000000000067
-:049501000000000066
-:049502000000000065
-:049503000000000064
-:049504000000000063
-:049505000000000062
-:049506000000000061
-:049507000000000060
-:04950800000000005F
-:04950900000000005E
-:04950A00000000005D
-:04950B00000000005C
-:04950C00000000005B
-:04950D00000000005A
-:04950E000000000059
-:04950F000000000058
-:049510000000000057
-:049511000000000056
-:049512000000000055
-:049513000000000054
-:049514000000000053
-:049515000000000052
-:049516000000000051
-:049517000000000050
-:04951800000000004F
-:04951900000000004E
-:04951A00000000004D
-:04951B00000000004C
-:04951C00000000004B
-:04951D00000000004A
-:04951E000000000049
-:04951F000000000048
-:049520000000000047
-:049521000000000046
-:049522000000000045
-:049523000000000044
-:049524000000000043
-:049525000000000042
-:049526000000000041
-:049527000000000040
-:04952800000000003F
-:04952900000000003E
-:04952A00000000003D
-:04952B00000000003C
-:04952C00000000003B
-:04952D00000000003A
-:04952E000000000039
-:04952F000000000038
-:049530000000000037
-:049531000000000036
-:049532000000000035
-:049533000000000034
-:049534000000000033
-:049535000000000032
-:049536000000000031
-:049537000000000030
-:04953800000000002F
-:04953900000000002E
-:04953A00000000002D
-:04953B00000000002C
-:04953C00000000002B
-:04953D00000000002A
-:04953E000000000029
-:04953F000000000028
-:049540000000000027
-:049541000000000026
-:049542000000000025
-:049543000000000024
-:049544000000000023
-:049545000000000022
-:049546000000000021
-:049547000000000020
-:04954800000000001F
-:04954900000000001E
-:04954A00000000001D
-:04954B00000000001C
-:04954C00000000001B
-:04954D00000000001A
-:04954E000000000019
-:04954F000000000018
-:049550000000000017
-:049551000000000016
-:049552000000000015
-:049553000000000014
-:049554000000000013
-:049555000000000012
-:049556000000000011
-:049557000000000010
-:04955800000000000F
-:04955900000000000E
-:04955A00000000000D
-:04955B00000000000C
-:04955C00000000000B
-:04955D00000000000A
-:04955E000000000009
-:04955F000000000008
-:049560000000000007
-:049561000000000006
-:049562000000000005
-:049563000000000004
-:049564000000000003
-:049565000000000002
-:049566000000000001
-:049567000000000000
-:0495680000000000FF
-:0495690000000000FE
-:04956A0000000000FD
-:04956B0000000000FC
-:04956C0000000000FB
-:04956D0000000000FA
-:04956E0000000000F9
-:04956F0000000000F8
-:0495700000000000F7
-:0495710000000000F6
-:0495720000000000F5
-:0495730000000000F4
-:0495740000000000F3
-:0495750000000000F2
-:0495760000000000F1
-:0495770000000000F0
-:0495780000000000EF
-:0495790000000000EE
-:04957A0000000000ED
-:04957B0000000000EC
-:04957C0000000000EB
-:04957D0000000000EA
-:04957E0000000000E9
-:04957F0000000000E8
-:0495800000000000E7
-:0495810000000000E6
-:0495820000000000E5
-:0495830000000000E4
-:0495840000000000E3
-:0495850000000000E2
-:0495860000000000E1
-:0495870000000000E0
-:0495880000000000DF
-:0495890000000000DE
-:04958A0000000000DD
-:04958B0000000000DC
-:04958C0000000000DB
-:04958D0000000000DA
-:04958E0000000000D9
-:04958F0000000000D8
-:0495900000000000D7
-:0495910000000000D6
-:0495920000000000D5
-:0495930000000000D4
-:0495940000000000D3
-:0495950000000000D2
-:0495960000000000D1
-:0495970000000000D0
-:0495980000000000CF
-:0495990000000000CE
-:04959A0000000000CD
-:04959B0000000000CC
-:04959C0000000000CB
-:04959D0000000000CA
-:04959E0000000000C9
-:04959F0000000000C8
-:0495A00000000000C7
-:0495A10000000000C6
-:0495A20000000000C5
-:0495A30000000000C4
-:0495A40000000000C3
-:0495A50000000000C2
-:0495A60000000000C1
-:0495A70000000000C0
-:0495A80000000000BF
-:0495A90000000000BE
-:0495AA0000000000BD
-:0495AB0000000000BC
-:0495AC0000000000BB
-:0495AD0000000000BA
-:0495AE0000000000B9
-:0495AF0000000000B8
-:0495B00000000000B7
-:0495B10000000000B6
-:0495B20000000000B5
-:0495B30000000000B4
-:0495B40000000000B3
-:0495B50000000000B2
-:0495B60000000000B1
-:0495B70000000000B0
-:0495B80000000000AF
-:0495B90000000000AE
-:0495BA0000000000AD
-:0495BB0000000000AC
-:0495BC0000000000AB
-:0495BD0000000000AA
-:0495BE0000000000A9
-:0495BF0000000000A8
-:0495C00000000000A7
-:0495C10000000000A6
-:0495C20000000000A5
-:0495C30000000000A4
-:0495C40000000000A3
-:0495C50000000000A2
-:0495C60000000000A1
-:0495C70000000000A0
-:0495C800000000009F
-:0495C900000000009E
-:0495CA00000000009D
-:0495CB00000000009C
-:0495CC00000000009B
-:0495CD00000000009A
-:0495CE000000000099
-:0495CF000000000098
-:0495D0000000000097
-:0495D1000000000096
-:0495D2000000000095
-:0495D3000000000094
-:0495D4000000000093
-:0495D5000000000092
-:0495D6000000000091
-:0495D7000000000090
-:0495D800000000008F
-:0495D900000000008E
-:0495DA00000000008D
-:0495DB00000000008C
-:0495DC00000000008B
-:0495DD00000000008A
-:0495DE000000000089
-:0495DF000000000088
-:0495E0000000000087
-:0495E1000000000086
-:0495E2000000000085
-:0495E3000000000084
-:0495E4000000000083
-:0495E5000000000082
-:0495E6000000000081
-:0495E7000000000080
-:0495E800000000007F
-:0495E900000000007E
-:0495EA00000000007D
-:0495EB00000000007C
-:0495EC00000000007B
-:0495ED00000000007A
-:0495EE000000000079
-:0495EF000000000078
-:0495F0000000000077
-:0495F1000000000076
-:0495F2000000000075
-:0495F3000000000074
-:0495F4000000000073
-:0495F5000000000072
-:0495F6000000000071
-:0495F7000000000070
-:0495F800000000006F
-:0495F900000000006E
-:0495FA00000000006D
-:0495FB00000000006C
-:0495FC00000000006B
-:0495FD00000000006A
-:0495FE000000000069
-:0495FF000000000068
-:049600000000000066
-:049601000000000065
-:049602000000000064
-:049603000000000063
-:049604000000000062
-:049605000000000061
-:049606000000000060
-:04960700000000005F
-:04960800000000005E
-:04960900000000005D
-:04960A00000000005C
-:04960B00000000005B
-:04960C00000000005A
-:04960D000000000059
-:04960E000000000058
-:04960F000000000057
-:049610000000000056
-:049611000000000055
-:049612000000000054
-:049613000000000053
-:049614000000000052
-:049615000000000051
-:049616000000000050
-:04961700000000004F
-:04961800000000004E
-:04961900000000004D
-:04961A00000000004C
-:04961B00000000004B
-:04961C00000000004A
-:04961D000000000049
-:04961E000000000048
-:04961F000000000047
-:049620000000000046
-:049621000000000045
-:049622000000000044
-:049623000000000043
-:049624000000000042
-:049625000000000041
-:049626000000000040
-:04962700000000003F
-:04962800000000003E
-:04962900000000003D
-:04962A00000000003C
-:04962B00000000003B
-:04962C00000000003A
-:04962D000000000039
-:04962E000000000038
-:04962F000000000037
-:049630000000000036
-:049631000000000035
-:049632000000000034
-:049633000000000033
-:049634000000000032
-:049635000000000031
-:049636000000000030
-:04963700000000002F
-:04963800000000002E
-:04963900000000002D
-:04963A00000000002C
-:04963B00000000002B
-:04963C00000000002A
-:04963D000000000029
-:04963E000000000028
-:04963F000000000027
-:049640000000000026
-:049641000000000025
-:049642000000000024
-:049643000000000023
-:049644000000000022
-:049645000000000021
-:049646000000000020
-:04964700000000001F
-:04964800000000001E
-:04964900000000001D
-:04964A00000000001C
-:04964B00000000001B
-:04964C00000000001A
-:04964D000000000019
-:04964E000000000018
-:04964F000000000017
-:049650000000000016
-:049651000000000015
-:049652000000000014
-:049653000000000013
-:049654000000000012
-:049655000000000011
-:049656000000000010
-:04965700000000000F
-:04965800000000000E
-:04965900000000000D
-:04965A00000000000C
-:04965B00000000000B
-:04965C00000000000A
-:04965D000000000009
-:04965E000000000008
-:04965F000000000007
-:049660000000000006
-:049661000000000005
-:049662000000000004
-:049663000000000003
-:049664000000000002
-:049665000000000001
-:049666000000000000
-:0496670000000000FF
-:0496680000000000FE
-:0496690000000000FD
-:04966A0000000000FC
-:04966B0000000000FB
-:04966C0000000000FA
-:04966D0000000000F9
-:04966E0000000000F8
-:04966F0000000000F7
-:0496700000000000F6
-:0496710000000000F5
-:0496720000000000F4
-:0496730000000000F3
-:0496740000000000F2
-:0496750000000000F1
-:0496760000000000F0
-:0496770000000000EF
-:0496780000000000EE
-:0496790000000000ED
-:04967A0000000000EC
-:04967B0000000000EB
-:04967C0000000000EA
-:04967D0000000000E9
-:04967E0000000000E8
-:04967F0000000000E7
-:0496800000000000E6
-:0496810000000000E5
-:0496820000000000E4
-:0496830000000000E3
-:0496840000000000E2
-:0496850000000000E1
-:0496860000000000E0
-:0496870000000000DF
-:0496880000000000DE
-:0496890000000000DD
-:04968A0000000000DC
-:04968B0000000000DB
-:04968C0000000000DA
-:04968D0000000000D9
-:04968E0000000000D8
-:04968F0000000000D7
-:0496900000000000D6
-:0496910000000000D5
-:0496920000000000D4
-:0496930000000000D3
-:0496940000000000D2
-:0496950000000000D1
-:0496960000000000D0
-:0496970000000000CF
-:0496980000000000CE
-:0496990000000000CD
-:04969A0000000000CC
-:04969B0000000000CB
-:04969C0000000000CA
-:04969D0000000000C9
-:04969E0000000000C8
-:04969F0000000000C7
-:0496A00000000000C6
-:0496A10000000000C5
-:0496A20000000000C4
-:0496A30000000000C3
-:0496A40000000000C2
-:0496A50000000000C1
-:0496A60000000000C0
-:0496A70000000000BF
-:0496A80000000000BE
-:0496A90000000000BD
-:0496AA0000000000BC
-:0496AB0000000000BB
-:0496AC0000000000BA
-:0496AD0000000000B9
-:0496AE0000000000B8
-:0496AF0000000000B7
-:0496B00000000000B6
-:0496B10000000000B5
-:0496B20000000000B4
-:0496B30000000000B3
-:0496B40000000000B2
-:0496B50000000000B1
-:0496B60000000000B0
-:0496B70000000000AF
-:0496B80000000000AE
-:0496B90000000000AD
-:0496BA0000000000AC
-:0496BB0000000000AB
-:0496BC0000000000AA
-:0496BD0000000000A9
-:0496BE0000000000A8
-:0496BF0000000000A7
-:0496C00000000000A6
-:0496C10000000000A5
-:0496C20000000000A4
-:0496C30000000000A3
-:0496C40000000000A2
-:0496C50000000000A1
-:0496C60000000000A0
-:0496C700000000009F
-:0496C800000000009E
-:0496C900000000009D
-:0496CA00000000009C
-:0496CB00000000009B
-:0496CC00000000009A
-:0496CD000000000099
-:0496CE000000000098
-:0496CF000000000097
-:0496D0000000000096
-:0496D1000000000095
-:0496D2000000000094
-:0496D3000000000093
-:0496D4000000000092
-:0496D5000000000091
-:0496D6000000000090
-:0496D700000000008F
-:0496D800000000008E
-:0496D900000000008D
-:0496DA00000000008C
-:0496DB00000000008B
-:0496DC00000000008A
-:0496DD000000000089
-:0496DE000000000088
-:0496DF000000000087
-:0496E0000000000086
-:0496E1000000000085
-:0496E2000000000084
-:0496E3000000000083
-:0496E4000000000082
-:0496E5000000000081
-:0496E6000000000080
-:0496E700000000007F
-:0496E800000000007E
-:0496E900000000007D
-:0496EA00000000007C
-:0496EB00000000007B
-:0496EC00000000007A
-:0496ED000000000079
-:0496EE000000000078
-:0496EF000000000077
-:0496F0000000000076
-:0496F1000000000075
-:0496F2000000000074
-:0496F3000000000073
-:0496F4000000000072
-:0496F5000000000071
-:0496F6000000000070
-:0496F700000000006F
-:0496F800000000006E
-:0496F900000000006D
-:0496FA00000000006C
-:0496FB00000000006B
-:0496FC00000000006A
-:0496FD000000000069
-:0496FE000000000068
-:0496FF000000000067
-:049700000000000065
-:049701000000000064
-:049702000000000063
-:049703000000000062
-:049704000000000061
-:049705000000000060
-:04970600000000005F
-:04970700000000005E
-:04970800000000005D
-:04970900000000005C
-:04970A00000000005B
-:04970B00000000005A
-:04970C000000000059
-:04970D000000000058
-:04970E000000000057
-:04970F000000000056
-:049710000000000055
-:049711000000000054
-:049712000000000053
-:049713000000000052
-:049714000000000051
-:049715000000000050
-:04971600000000004F
-:04971700000000004E
-:04971800000000004D
-:04971900000000004C
-:04971A00000000004B
-:04971B00000000004A
-:04971C000000000049
-:04971D000000000048
-:04971E000000000047
-:04971F000000000046
-:049720000000000045
-:049721000000000044
-:049722000000000043
-:049723000000000042
-:049724000000000041
-:049725000000000040
-:04972600000000003F
-:04972700000000003E
-:04972800000000003D
-:04972900000000003C
-:04972A00000000003B
-:04972B00000000003A
-:04972C000000000039
-:04972D000000000038
-:04972E000000000037
-:04972F000000000036
-:049730000000000035
-:049731000000000034
-:049732000000000033
-:049733000000000032
-:049734000000000031
-:049735000000000030
-:04973600000000002F
-:04973700000000002E
-:04973800000000002D
-:04973900000000002C
-:04973A00000000002B
-:04973B00000000002A
-:04973C000000000029
-:04973D000000000028
-:04973E000000000027
-:04973F000000000026
-:049740000000000025
-:049741000000000024
-:049742000000000023
-:049743000000000022
-:049744000000000021
-:049745000000000020
-:04974600000000001F
-:04974700000000001E
-:04974800000000001D
-:04974900000000001C
-:04974A00000000001B
-:04974B00000000001A
-:04974C000000000019
-:04974D000000000018
-:04974E000000000017
-:04974F000000000016
-:049750000000000015
-:049751000000000014
-:049752000000000013
-:049753000000000012
-:049754000000000011
-:049755000000000010
-:04975600000000000F
-:04975700000000000E
-:04975800000000000D
-:04975900000000000C
-:04975A00000000000B
-:04975B00000000000A
-:04975C000000000009
-:04975D000000000008
-:04975E000000000007
-:04975F000000000006
-:049760000000000005
-:049761000000000004
-:049762000000000003
-:049763000000000002
-:049764000000000001
-:049765000000000000
-:0497660000000000FF
-:0497670000000000FE
-:0497680000000000FD
-:0497690000000000FC
-:04976A0000000000FB
-:04976B0000000000FA
-:04976C0000000000F9
-:04976D0000000000F8
-:04976E0000000000F7
-:04976F0000000000F6
-:0497700000000000F5
-:0497710000000000F4
-:0497720000000000F3
-:0497730000000000F2
-:0497740000000000F1
-:0497750000000000F0
-:0497760000000000EF
-:0497770000000000EE
-:0497780000000000ED
-:0497790000000000EC
-:04977A0000000000EB
-:04977B0000000000EA
-:04977C0000000000E9
-:04977D0000000000E8
-:04977E0000000000E7
-:04977F0000000000E6
-:0497800000000000E5
-:0497810000000000E4
-:0497820000000000E3
-:0497830000000000E2
-:0497840000000000E1
-:0497850000000000E0
-:0497860000000000DF
-:0497870000000000DE
-:0497880000000000DD
-:0497890000000000DC
-:04978A0000000000DB
-:04978B0000000000DA
-:04978C0000000000D9
-:04978D0000000000D8
-:04978E0000000000D7
-:04978F0000000000D6
-:0497900000000000D5
-:0497910000000000D4
-:0497920000000000D3
-:0497930000000000D2
-:0497940000000000D1
-:0497950000000000D0
-:0497960000000000CF
-:0497970000000000CE
-:0497980000000000CD
-:0497990000000000CC
-:04979A0000000000CB
-:04979B0000000000CA
-:04979C0000000000C9
-:04979D0000000000C8
-:04979E0000000000C7
-:04979F0000000000C6
-:0497A00000000000C5
-:0497A10000000000C4
-:0497A20000000000C3
-:0497A30000000000C2
-:0497A40000000000C1
-:0497A50000000000C0
-:0497A60000000000BF
-:0497A70000000000BE
-:0497A80000000000BD
-:0497A90000000000BC
-:0497AA0000000000BB
-:0497AB0000000000BA
-:0497AC0000000000B9
-:0497AD0000000000B8
-:0497AE0000000000B7
-:0497AF0000000000B6
-:0497B00000000000B5
-:0497B10000000000B4
-:0497B20000000000B3
-:0497B30000000000B2
-:0497B40000000000B1
-:0497B50000000000B0
-:0497B60000000000AF
-:0497B70000000000AE
-:0497B80000000000AD
-:0497B90000000000AC
-:0497BA0000000000AB
-:0497BB0000000000AA
-:0497BC0000000000A9
-:0497BD0000000000A8
-:0497BE0000000000A7
-:0497BF0000000000A6
-:0497C00000000000A5
-:0497C10000000000A4
-:0497C20000000000A3
-:0497C30000000000A2
-:0497C40000000000A1
-:0497C50000000000A0
-:0497C600000000009F
-:0497C700000000009E
-:0497C800000000009D
-:0497C900000000009C
-:0497CA00000000009B
-:0497CB00000000009A
-:0497CC000000000099
-:0497CD000000000098
-:0497CE000000000097
-:0497CF000000000096
-:0497D0000000000095
-:0497D1000000000094
-:0497D2000000000093
-:0497D3000000000092
-:0497D4000000000091
-:0497D5000000000090
-:0497D600000000008F
-:0497D700000000008E
-:0497D800000000008D
-:0497D900000000008C
-:0497DA00000000008B
-:0497DB00000000008A
-:0497DC000000000089
-:0497DD000000000088
-:0497DE000000000087
-:0497DF000000000086
-:0497E0000000000085
-:0497E1000000000084
-:0497E2000000000083
-:0497E3000000000082
-:0497E4000000000081
-:0497E5000000000080
-:0497E600000000007F
-:0497E700000000007E
-:0497E800000000007D
-:0497E900000000007C
-:0497EA00000000007B
-:0497EB00000000007A
-:0497EC000000000079
-:0497ED000000000078
-:0497EE000000000077
-:0497EF000000000076
-:0497F0000000000075
-:0497F1000000000074
-:0497F2000000000073
-:0497F3000000000072
-:0497F4000000000071
-:0497F5000000000070
-:0497F600000000006F
-:0497F700000000006E
-:0497F800000000006D
-:0497F900000000006C
-:0497FA00000000006B
-:0497FB00000000006A
-:0497FC000000000069
-:0497FD000000000068
-:0497FE000000000067
-:0497FF000000000066
-:049800000000000064
-:049801000000000063
-:049802000000000062
-:049803000000000061
-:049804000000000060
-:04980500000000005F
-:04980600000000005E
-:04980700000000005D
-:04980800000000005C
-:04980900000000005B
-:04980A00000000005A
-:04980B000000000059
-:04980C000000000058
-:04980D000000000057
-:04980E000000000056
-:04980F000000000055
-:049810000000000054
-:049811000000000053
-:049812000000000052
-:049813000000000051
-:049814000000000050
-:04981500000000004F
-:04981600000000004E
-:04981700000000004D
-:04981800000000004C
-:04981900000000004B
-:04981A00000000004A
-:04981B000000000049
-:04981C000000000048
-:04981D000000000047
-:04981E000000000046
-:04981F000000000045
-:049820000000000044
-:049821000000000043
-:049822000000000042
-:049823000000000041
-:049824000000000040
-:04982500000000003F
-:04982600000000003E
-:04982700000000003D
-:04982800000000003C
-:04982900000000003B
-:04982A00000000003A
-:04982B000000000039
-:04982C000000000038
-:04982D000000000037
-:04982E000000000036
-:04982F000000000035
-:049830000000000034
-:049831000000000033
-:049832000000000032
-:049833000000000031
-:049834000000000030
-:04983500000000002F
-:04983600000000002E
-:04983700000000002D
-:04983800000000002C
-:04983900000000002B
-:04983A00000000002A
-:04983B000000000029
-:04983C000000000028
-:04983D000000000027
-:04983E000000000026
-:04983F000000000025
-:049840000000000024
-:049841000000000023
-:049842000000000022
-:049843000000000021
-:049844000000000020
-:04984500000000001F
-:04984600000000001E
-:04984700000000001D
-:04984800000000001C
-:04984900000000001B
-:04984A00000000001A
-:04984B000000000019
-:04984C000000000018
-:04984D000000000017
-:04984E000000000016
-:04984F000000000015
-:049850000000000014
-:049851000000000013
-:049852000000000012
-:049853000000000011
-:049854000000000010
-:04985500000000000F
-:04985600000000000E
-:04985700000000000D
-:04985800000000000C
-:04985900000000000B
-:04985A00000000000A
-:04985B000000000009
-:04985C000000000008
-:04985D000000000007
-:04985E000000000006
-:04985F000000000005
-:049860000000000004
-:049861000000000003
-:049862000000000002
-:049863000000000001
-:049864000000000000
-:0498650000000000FF
-:0498660000000000FE
-:0498670000000000FD
-:0498680000000000FC
-:0498690000000000FB
-:04986A0000000000FA
-:04986B0000000000F9
-:04986C0000000000F8
-:04986D0000000000F7
-:04986E0000000000F6
-:04986F0000000000F5
-:0498700000000000F4
-:0498710000000000F3
-:0498720000000000F2
-:0498730000000000F1
-:0498740000000000F0
-:0498750000000000EF
-:0498760000000000EE
-:0498770000000000ED
-:0498780000000000EC
-:0498790000000000EB
-:04987A0000000000EA
-:04987B0000000000E9
-:04987C0000000000E8
-:04987D0000000000E7
-:04987E0000000000E6
-:04987F0000000000E5
-:0498800000000000E4
-:0498810000000000E3
-:0498820000000000E2
-:0498830000000000E1
-:0498840000000000E0
-:0498850000000000DF
-:0498860000000000DE
-:0498870000000000DD
-:0498880000000000DC
-:0498890000000000DB
-:04988A0000000000DA
-:04988B0000000000D9
-:04988C0000000000D8
-:04988D0000000000D7
-:04988E0000000000D6
-:04988F0000000000D5
-:0498900000000000D4
-:0498910000000000D3
-:0498920000000000D2
-:0498930000000000D1
-:0498940000000000D0
-:0498950000000000CF
-:0498960000000000CE
-:0498970000000000CD
-:0498980000000000CC
-:0498990000000000CB
-:04989A0000000000CA
-:04989B0000000000C9
-:04989C0000000000C8
-:04989D0000000000C7
-:04989E0000000000C6
-:04989F0000000000C5
-:0498A00000000000C4
-:0498A10000000000C3
-:0498A20000000000C2
-:0498A30000000000C1
-:0498A40000000000C0
-:0498A50000000000BF
-:0498A60000000000BE
-:0498A70000000000BD
-:0498A80000000000BC
-:0498A90000000000BB
-:0498AA0000000000BA
-:0498AB0000000000B9
-:0498AC0000000000B8
-:0498AD0000000000B7
-:0498AE0000000000B6
-:0498AF0000000000B5
-:0498B00000000000B4
-:0498B10000000000B3
-:0498B20000000000B2
-:0498B30000000000B1
-:0498B40000000000B0
-:0498B50000000000AF
-:0498B60000000000AE
-:0498B70000000000AD
-:0498B80000000000AC
-:0498B90000000000AB
-:0498BA0000000000AA
-:0498BB0000000000A9
-:0498BC0000000000A8
-:0498BD0000000000A7
-:0498BE0000000000A6
-:0498BF0000000000A5
-:0498C00000000000A4
-:0498C10000000000A3
-:0498C20000000000A2
-:0498C30000000000A1
-:0498C40000000000A0
-:0498C500000000009F
-:0498C600000000009E
-:0498C700000000009D
-:0498C800000000009C
-:0498C900000000009B
-:0498CA00000000009A
-:0498CB000000000099
-:0498CC000000000098
-:0498CD000000000097
-:0498CE000000000096
-:0498CF000000000095
-:0498D0000000000094
-:0498D1000000000093
-:0498D2000000000092
-:0498D3000000000091
-:0498D4000000000090
-:0498D500000000008F
-:0498D600000000008E
-:0498D700000000008D
-:0498D800000000008C
-:0498D900000000008B
-:0498DA00000000008A
-:0498DB000000000089
-:0498DC000000000088
-:0498DD000000000087
-:0498DE000000000086
-:0498DF000000000085
-:0498E0000000000084
-:0498E1000000000083
-:0498E2000000000082
-:0498E3000000000081
-:0498E4000000000080
-:0498E500000000007F
-:0498E600000000007E
-:0498E700000000007D
-:0498E800000000007C
-:0498E900000000007B
-:0498EA00000000007A
-:0498EB000000000079
-:0498EC000000000078
-:0498ED000000000077
-:0498EE000000000076
-:0498EF000000000075
-:0498F0000000000074
-:0498F1000000000073
-:0498F2000000000072
-:0498F3000000000071
-:0498F4000000000070
-:0498F500000000006F
-:0498F600000000006E
-:0498F700000000006D
-:0498F800000000006C
-:0498F900000000006B
-:0498FA00000000006A
-:0498FB000000000069
-:0498FC000000000068
-:0498FD000000000067
-:0498FE000000000066
-:0498FF000000000065
-:049900000000000063
-:049901000000000062
-:049902000000000061
-:049903000000000060
-:04990400000000005F
-:04990500000000005E
-:04990600000000005D
-:04990700000000005C
-:04990800000000005B
-:04990900000000005A
-:04990A000000000059
-:04990B000000000058
-:04990C000000000057
-:04990D000000000056
-:04990E000000000055
-:04990F000000000054
-:049910000000000053
-:049911000000000052
-:049912000000000051
-:049913000000000050
-:04991400000000004F
-:04991500000000004E
-:04991600000000004D
-:04991700000000004C
-:04991800000000004B
-:04991900000000004A
-:04991A000000000049
-:04991B000000000048
-:04991C000000000047
-:04991D000000000046
-:04991E000000000045
-:04991F000000000044
-:049920000000000043
-:049921000000000042
-:049922000000000041
-:049923000000000040
-:04992400000000003F
-:04992500000000003E
-:04992600000000003D
-:04992700000000003C
-:04992800000000003B
-:04992900000000003A
-:04992A000000000039
-:04992B000000000038
-:04992C000000000037
-:04992D000000000036
-:04992E000000000035
-:04992F000000000034
-:049930000000000033
-:049931000000000032
-:049932000000000031
-:049933000000000030
-:04993400000000002F
-:04993500000000002E
-:04993600000000002D
-:04993700000000002C
-:04993800000000002B
-:04993900000000002A
-:04993A000000000029
-:04993B000000000028
-:04993C000000000027
-:04993D000000000026
-:04993E000000000025
-:04993F000000000024
-:049940000000000023
-:049941000000000022
-:049942000000000021
-:049943000000000020
-:04994400000000001F
-:04994500000000001E
-:04994600000000001D
-:04994700000000001C
-:04994800000000001B
-:04994900000000001A
-:04994A000000000019
-:04994B000000000018
-:04994C000000000017
-:04994D000000000016
-:04994E000000000015
-:04994F000000000014
-:049950000000000013
-:049951000000000012
-:049952000000000011
-:049953000000000010
-:04995400000000000F
-:04995500000000000E
-:04995600000000000D
-:04995700000000000C
-:04995800000000000B
-:04995900000000000A
-:04995A000000000009
-:04995B000000000008
-:04995C000000000007
-:04995D000000000006
-:04995E000000000005
-:04995F000000000004
-:049960000000000003
-:049961000000000002
-:049962000000000001
-:049963000000000000
-:0499640000000000FF
-:0499650000000000FE
-:0499660000000000FD
-:0499670000000000FC
-:0499680000000000FB
-:0499690000000000FA
-:04996A0000000000F9
-:04996B0000000000F8
-:04996C0000000000F7
-:04996D0000000000F6
-:04996E0000000000F5
-:04996F0000000000F4
-:0499700000000000F3
-:0499710000000000F2
-:0499720000000000F1
-:0499730000000000F0
-:0499740000000000EF
-:0499750000000000EE
-:0499760000000000ED
-:0499770000000000EC
-:0499780000000000EB
-:0499790000000000EA
-:04997A0000000000E9
-:04997B0000000000E8
-:04997C0000000000E7
-:04997D0000000000E6
-:04997E0000000000E5
-:04997F0000000000E4
-:0499800000000000E3
-:0499810000000000E2
-:0499820000000000E1
-:0499830000000000E0
-:0499840000000000DF
-:0499850000000000DE
-:0499860000000000DD
-:0499870000000000DC
-:0499880000000000DB
-:0499890000000000DA
-:04998A0000000000D9
-:04998B0000000000D8
-:04998C0000000000D7
-:04998D0000000000D6
-:04998E0000000000D5
-:04998F0000000000D4
-:0499900000000000D3
-:0499910000000000D2
-:0499920000000000D1
-:0499930000000000D0
-:0499940000000000CF
-:0499950000000000CE
-:0499960000000000CD
-:0499970000000000CC
-:0499980000000000CB
-:0499990000000000CA
-:04999A0000000000C9
-:04999B0000000000C8
-:04999C0000000000C7
-:04999D0000000000C6
-:04999E0000000000C5
-:04999F0000000000C4
-:0499A00000000000C3
-:0499A10000000000C2
-:0499A20000000000C1
-:0499A30000000000C0
-:0499A40000000000BF
-:0499A50000000000BE
-:0499A60000000000BD
-:0499A70000000000BC
-:0499A80000000000BB
-:0499A90000000000BA
-:0499AA0000000000B9
-:0499AB0000000000B8
-:0499AC0000000000B7
-:0499AD0000000000B6
-:0499AE0000000000B5
-:0499AF0000000000B4
-:0499B00000000000B3
-:0499B10000000000B2
-:0499B20000000000B1
-:0499B30000000000B0
-:0499B40000000000AF
-:0499B50000000000AE
-:0499B60000000000AD
-:0499B70000000000AC
-:0499B80000000000AB
-:0499B90000000000AA
-:0499BA0000000000A9
-:0499BB0000000000A8
-:0499BC0000000000A7
-:0499BD0000000000A6
-:0499BE0000000000A5
-:0499BF0000000000A4
-:0499C00000000000A3
-:0499C10000000000A2
-:0499C20000000000A1
-:0499C30000000000A0
-:0499C400000000009F
-:0499C500000000009E
-:0499C600000000009D
-:0499C700000000009C
-:0499C800000000009B
-:0499C900000000009A
-:0499CA000000000099
-:0499CB000000000098
-:0499CC000000000097
-:0499CD000000000096
-:0499CE000000000095
-:0499CF000000000094
-:0499D0000000000093
-:0499D1000000000092
-:0499D2000000000091
-:0499D3000000000090
-:0499D400000000008F
-:0499D500000000008E
-:0499D600000000008D
-:0499D700000000008C
-:0499D800000000008B
-:0499D900000000008A
-:0499DA000000000089
-:0499DB000000000088
-:0499DC000000000087
-:0499DD000000000086
-:0499DE000000000085
-:0499DF000000000084
-:0499E0000000000083
-:0499E1000000000082
-:0499E2000000000081
-:0499E3000000000080
-:0499E400000000007F
-:0499E500000000007E
-:0499E600000000007D
-:0499E700000000007C
-:0499E800000000007B
-:0499E900000000007A
-:0499EA000000000079
-:0499EB000000000078
-:0499EC000000000077
-:0499ED000000000076
-:0499EE000000000075
-:0499EF000000000074
-:0499F0000000000073
-:0499F1000000000072
-:0499F2000000000071
-:0499F3000000000070
-:0499F400000000006F
-:0499F500000000006E
-:0499F600000000006D
-:0499F700000000006C
-:0499F800000000006B
-:0499F900000000006A
-:0499FA000000000069
-:0499FB000000000068
-:0499FC000000000067
-:0499FD000000000066
-:0499FE000000000065
-:0499FF000000000064
-:049A00000000000062
-:049A01000000000061
-:049A02000000000060
-:049A0300000000005F
-:049A0400000000005E
-:049A0500000000005D
-:049A0600000000005C
-:049A0700000000005B
-:049A0800000000005A
-:049A09000000000059
-:049A0A000000000058
-:049A0B000000000057
-:049A0C000000000056
-:049A0D000000000055
-:049A0E000000000054
-:049A0F000000000053
-:049A10000000000052
-:049A11000000000051
-:049A12000000000050
-:049A1300000000004F
-:049A1400000000004E
-:049A1500000000004D
-:049A1600000000004C
-:049A1700000000004B
-:049A1800000000004A
-:049A19000000000049
-:049A1A000000000048
-:049A1B000000000047
-:049A1C000000000046
-:049A1D000000000045
-:049A1E000000000044
-:049A1F000000000043
-:049A20000000000042
-:049A21000000000041
-:049A22000000000040
-:049A2300000000003F
-:049A2400000000003E
-:049A2500000000003D
-:049A2600000000003C
-:049A2700000000003B
-:049A2800000000003A
-:049A29000000000039
-:049A2A000000000038
-:049A2B000000000037
-:049A2C000000000036
-:049A2D000000000035
-:049A2E000000000034
-:049A2F000000000033
-:049A30000000000032
-:049A31000000000031
-:049A32000000000030
-:049A3300000000002F
-:049A3400000000002E
-:049A3500000000002D
-:049A3600000000002C
-:049A3700000000002B
-:049A3800000000002A
-:049A39000000000029
-:049A3A000000000028
-:049A3B000000000027
-:049A3C000000000026
-:049A3D000000000025
-:049A3E000000000024
-:049A3F000000000023
-:049A40000000000022
-:049A41000000000021
-:049A42000000000020
-:049A4300000000001F
-:049A4400000000001E
-:049A4500000000001D
-:049A4600000000001C
-:049A4700000000001B
-:049A4800000000001A
-:049A49000000000019
-:049A4A000000000018
-:049A4B000000000017
-:049A4C000000000016
-:049A4D000000000015
-:049A4E000000000014
-:049A4F000000000013
-:049A50000000000012
-:049A51000000000011
-:049A52000000000010
-:049A5300000000000F
-:049A5400000000000E
-:049A5500000000000D
-:049A5600000000000C
-:049A5700000000000B
-:049A5800000000000A
-:049A59000000000009
-:049A5A000000000008
-:049A5B000000000007
-:049A5C000000000006
-:049A5D000000000005
-:049A5E000000000004
-:049A5F000000000003
-:049A60000000000002
-:049A61000000000001
-:049A62000000000000
-:049A630000000000FF
-:049A640000000000FE
-:049A650000000000FD
-:049A660000000000FC
-:049A670000000000FB
-:049A680000000000FA
-:049A690000000000F9
-:049A6A0000000000F8
-:049A6B0000000000F7
-:049A6C0000000000F6
-:049A6D0000000000F5
-:049A6E0000000000F4
-:049A6F0000000000F3
-:049A700000000000F2
-:049A710000000000F1
-:049A720000000000F0
-:049A730000000000EF
-:049A740000000000EE
-:049A750000000000ED
-:049A760000000000EC
-:049A770000000000EB
-:049A780000000000EA
-:049A790000000000E9
-:049A7A0000000000E8
-:049A7B0000000000E7
-:049A7C0000000000E6
-:049A7D0000000000E5
-:049A7E0000000000E4
-:049A7F0000000000E3
-:049A800000000000E2
-:049A810000000000E1
-:049A820000000000E0
-:049A830000000000DF
-:049A840000000000DE
-:049A850000000000DD
-:049A860000000000DC
-:049A870000000000DB
-:049A880000000000DA
-:049A890000000000D9
-:049A8A0000000000D8
-:049A8B0000000000D7
-:049A8C0000000000D6
-:049A8D0000000000D5
-:049A8E0000000000D4
-:049A8F0000000000D3
-:049A900000000000D2
-:049A910000000000D1
-:049A920000000000D0
-:049A930000000000CF
-:049A940000000000CE
-:049A950000000000CD
-:049A960000000000CC
-:049A970000000000CB
-:049A980000000000CA
-:049A990000000000C9
-:049A9A0000000000C8
-:049A9B0000000000C7
-:049A9C0000000000C6
-:049A9D0000000000C5
-:049A9E0000000000C4
-:049A9F0000000000C3
-:049AA00000000000C2
-:049AA10000000000C1
-:049AA20000000000C0
-:049AA30000000000BF
-:049AA40000000000BE
-:049AA50000000000BD
-:049AA60000000000BC
-:049AA70000000000BB
-:049AA80000000000BA
-:049AA90000000000B9
-:049AAA0000000000B8
-:049AAB0000000000B7
-:049AAC0000000000B6
-:049AAD0000000000B5
-:049AAE0000000000B4
-:049AAF0000000000B3
-:049AB00000000000B2
-:049AB10000000000B1
-:049AB20000000000B0
-:049AB30000000000AF
-:049AB40000000000AE
-:049AB50000000000AD
-:049AB60000000000AC
-:049AB70000000000AB
-:049AB80000000000AA
-:049AB90000000000A9
-:049ABA0000000000A8
-:049ABB0000000000A7
-:049ABC0000000000A6
-:049ABD0000000000A5
-:049ABE0000000000A4
-:049ABF0000000000A3
-:049AC00000000000A2
-:049AC10000000000A1
-:049AC20000000000A0
-:049AC300000000009F
-:049AC400000000009E
-:049AC500000000009D
-:049AC600000000009C
-:049AC700000000009B
-:049AC800000000009A
-:049AC9000000000099
-:049ACA000000000098
-:049ACB000000000097
-:049ACC000000000096
-:049ACD000000000095
-:049ACE000000000094
-:049ACF000000000093
-:049AD0000000000092
-:049AD1000000000091
-:049AD2000000000090
-:049AD300000000008F
-:049AD400000000008E
-:049AD500000000008D
-:049AD600000000008C
-:049AD700000000008B
-:049AD800000000008A
-:049AD9000000000089
-:049ADA000000000088
-:049ADB000000000087
-:049ADC000000000086
-:049ADD000000000085
-:049ADE000000000084
-:049ADF000000000083
-:049AE0000000000082
-:049AE1000000000081
-:049AE2000000000080
-:049AE300000000007F
-:049AE400000000007E
-:049AE500000000007D
-:049AE600000000007C
-:049AE700000000007B
-:049AE800000000007A
-:049AE9000000000079
-:049AEA000000000078
-:049AEB000000000077
-:049AEC000000000076
-:049AED000000000075
-:049AEE000000000074
-:049AEF000000000073
-:049AF0000000000072
-:049AF1000000000071
-:049AF2000000000070
-:049AF300000000006F
-:049AF400000000006E
-:049AF500000000006D
-:049AF600000000006C
-:049AF700000000006B
-:049AF800000000006A
-:049AF9000000000069
-:049AFA000000000068
-:049AFB000000000067
-:049AFC000000000066
-:049AFD000000000065
-:049AFE000000000064
-:049AFF000000000063
-:049B00000000000061
-:049B01000000000060
-:049B0200000000005F
-:049B0300000000005E
-:049B0400000000005D
-:049B0500000000005C
-:049B0600000000005B
-:049B0700000000005A
-:049B08000000000059
-:049B09000000000058
-:049B0A000000000057
-:049B0B000000000056
-:049B0C000000000055
-:049B0D000000000054
-:049B0E000000000053
-:049B0F000000000052
-:049B10000000000051
-:049B11000000000050
-:049B1200000000004F
-:049B1300000000004E
-:049B1400000000004D
-:049B1500000000004C
-:049B1600000000004B
-:049B1700000000004A
-:049B18000000000049
-:049B19000000000048
-:049B1A000000000047
-:049B1B000000000046
-:049B1C000000000045
-:049B1D000000000044
-:049B1E000000000043
-:049B1F000000000042
-:049B20000000000041
-:049B21000000000040
-:049B2200000000003F
-:049B2300000000003E
-:049B2400000000003D
-:049B2500000000003C
-:049B2600000000003B
-:049B2700000000003A
-:049B28000000000039
-:049B29000000000038
-:049B2A000000000037
-:049B2B000000000036
-:049B2C000000000035
-:049B2D000000000034
-:049B2E000000000033
-:049B2F000000000032
-:049B30000000000031
-:049B31000000000030
-:049B3200000000002F
-:049B3300000000002E
-:049B3400000000002D
-:049B3500000000002C
-:049B3600000000002B
-:049B3700000000002A
-:049B38000000000029
-:049B39000000000028
-:049B3A000000000027
-:049B3B000000000026
-:049B3C000000000025
-:049B3D000000000024
-:049B3E000000000023
-:049B3F000000000022
-:049B40000000000021
-:049B41000000000020
-:049B4200000000001F
-:049B4300000000001E
-:049B4400000000001D
-:049B4500000000001C
-:049B4600000000001B
-:049B4700000000001A
-:049B48000000000019
-:049B49000000000018
-:049B4A000000000017
-:049B4B000000000016
-:049B4C000000000015
-:049B4D000000000014
-:049B4E000000000013
-:049B4F000000000012
-:049B50000000000011
-:049B51000000000010
-:049B5200000000000F
-:049B5300000000000E
-:049B5400000000000D
-:049B5500000000000C
-:049B5600000000000B
-:049B5700000000000A
-:049B58000000000009
-:049B59000000000008
-:049B5A000000000007
-:049B5B000000000006
-:049B5C000000000005
-:049B5D000000000004
-:049B5E000000000003
-:049B5F000000000002
-:049B60000000000001
-:049B61000000000000
-:049B620000000000FF
-:049B630000000000FE
-:049B640000000000FD
-:049B650000000000FC
-:049B660000000000FB
-:049B670000000000FA
-:049B680000000000F9
-:049B690000000000F8
-:049B6A0000000000F7
-:049B6B0000000000F6
-:049B6C0000000000F5
-:049B6D0000000000F4
-:049B6E0000000000F3
-:049B6F0000000000F2
-:049B700000000000F1
-:049B710000000000F0
-:049B720000000000EF
-:049B730000000000EE
-:049B740000000000ED
-:049B750000000000EC
-:049B760000000000EB
-:049B770000000000EA
-:049B780000000000E9
-:049B790000000000E8
-:049B7A0000000000E7
-:049B7B0000000000E6
-:049B7C0000000000E5
-:049B7D0000000000E4
-:049B7E0000000000E3
-:049B7F0000000000E2
-:049B800000000000E1
-:049B810000000000E0
-:049B820000000000DF
-:049B830000000000DE
-:049B840000000000DD
-:049B850000000000DC
-:049B860000000000DB
-:049B870000000000DA
-:049B880000000000D9
-:049B890000000000D8
-:049B8A0000000000D7
-:049B8B0000000000D6
-:049B8C0000000000D5
-:049B8D0000000000D4
-:049B8E0000000000D3
-:049B8F0000000000D2
-:049B900000000000D1
-:049B910000000000D0
-:049B920000000000CF
-:049B930000000000CE
-:049B940000000000CD
-:049B950000000000CC
-:049B960000000000CB
-:049B970000000000CA
-:049B980000000000C9
-:049B990000000000C8
-:049B9A0000000000C7
-:049B9B0000000000C6
-:049B9C0000000000C5
-:049B9D0000000000C4
-:049B9E0000000000C3
-:049B9F0000000000C2
-:049BA00000000000C1
-:049BA10000000000C0
-:049BA20000000000BF
-:049BA30000000000BE
-:049BA40000000000BD
-:049BA50000000000BC
-:049BA60000000000BB
-:049BA70000000000BA
-:049BA80000000000B9
-:049BA90000000000B8
-:049BAA0000000000B7
-:049BAB0000000000B6
-:049BAC0000000000B5
-:049BAD0000000000B4
-:049BAE0000000000B3
-:049BAF0000000000B2
-:049BB00000000000B1
-:049BB10000000000B0
-:049BB20000000000AF
-:049BB30000000000AE
-:049BB40000000000AD
-:049BB50000000000AC
-:049BB60000000000AB
-:049BB70000000000AA
-:049BB80000000000A9
-:049BB90000000000A8
-:049BBA0000000000A7
-:049BBB0000000000A6
-:049BBC0000000000A5
-:049BBD0000000000A4
-:049BBE0000000000A3
-:049BBF0000000000A2
-:049BC00000000000A1
-:049BC10000000000A0
-:049BC200000000009F
-:049BC300000000009E
-:049BC400000000009D
-:049BC500000000009C
-:049BC600000000009B
-:049BC700000000009A
-:049BC8000000000099
-:049BC9000000000098
-:049BCA000000000097
-:049BCB000000000096
-:049BCC000000000095
-:049BCD000000000094
-:049BCE000000000093
-:049BCF000000000092
-:049BD0000000000091
-:049BD1000000000090
-:049BD200000000008F
-:049BD300000000008E
-:049BD400000000008D
-:049BD500000000008C
-:049BD600000000008B
-:049BD700000000008A
-:049BD8000000000089
-:049BD9000000000088
-:049BDA000000000087
-:049BDB000000000086
-:049BDC000000000085
-:049BDD000000000084
-:049BDE000000000083
-:049BDF000000000082
-:049BE0000000000081
-:049BE1000000000080
-:049BE200000000007F
-:049BE300000000007E
-:049BE400000000007D
-:049BE500000000007C
-:049BE600000000007B
-:049BE700000000007A
-:049BE8000000000079
-:049BE9000000000078
-:049BEA000000000077
-:049BEB000000000076
-:049BEC000000000075
-:049BED000000000074
-:049BEE000000000073
-:049BEF000000000072
-:049BF0000000000071
-:049BF1000000000070
-:049BF200000000006F
-:049BF300000000006E
-:049BF400000000006D
-:049BF500000000006C
-:049BF600000000006B
-:049BF700000000006A
-:049BF8000000000069
-:049BF9000000000068
-:049BFA000000000067
-:049BFB000000000066
-:049BFC000000000065
-:049BFD000000000064
-:049BFE000000000063
-:049BFF000000000062
-:049C00000000000060
-:049C0100000000005F
-:049C0200000000005E
-:049C0300000000005D
-:049C0400000000005C
-:049C0500000000005B
-:049C0600000000005A
-:049C07000000000059
-:049C08000000000058
-:049C09000000000057
-:049C0A000000000056
-:049C0B000000000055
-:049C0C000000000054
-:049C0D000000000053
-:049C0E000000000052
-:049C0F000000000051
-:049C10000000000050
-:049C1100000000004F
-:049C1200000000004E
-:049C1300000000004D
-:049C1400000000004C
-:049C1500000000004B
-:049C1600000000004A
-:049C17000000000049
-:049C18000000000048
-:049C19000000000047
-:049C1A000000000046
-:049C1B000000000045
-:049C1C000000000044
-:049C1D000000000043
-:049C1E000000000042
-:049C1F000000000041
-:049C20000000000040
-:049C2100000000003F
-:049C2200000000003E
-:049C2300000000003D
-:049C2400000000003C
-:049C2500000000003B
-:049C2600000000003A
-:049C27000000000039
-:049C28000000000038
-:049C29000000000037
-:049C2A000000000036
-:049C2B000000000035
-:049C2C000000000034
-:049C2D000000000033
-:049C2E000000000032
-:049C2F000000000031
-:049C30000000000030
-:049C3100000000002F
-:049C3200000000002E
-:049C3300000000002D
-:049C3400000000002C
-:049C3500000000002B
-:049C3600000000002A
-:049C37000000000029
-:049C38000000000028
-:049C39000000000027
-:049C3A000000000026
-:049C3B000000000025
-:049C3C000000000024
-:049C3D000000000023
-:049C3E000000000022
-:049C3F000000000021
-:049C40000000000020
-:049C4100000000001F
-:049C4200000000001E
-:049C4300000000001D
-:049C4400000000001C
-:049C4500000000001B
-:049C4600000000001A
-:049C47000000000019
-:049C48000000000018
-:049C49000000000017
-:049C4A000000000016
-:049C4B000000000015
-:049C4C000000000014
-:049C4D000000000013
-:049C4E000000000012
-:049C4F000000000011
-:049C50000000000010
-:049C5100000000000F
-:049C5200000000000E
-:049C5300000000000D
-:049C5400000000000C
-:049C5500000000000B
-:049C5600000000000A
-:049C57000000000009
-:049C58000000000008
-:049C59000000000007
-:049C5A000000000006
-:049C5B000000000005
-:049C5C000000000004
-:049C5D000000000003
-:049C5E000000000002
-:049C5F000000000001
-:049C60000000000000
-:049C610000000000FF
-:049C620000000000FE
-:049C630000000000FD
-:049C640000000000FC
-:049C650000000000FB
-:049C660000000000FA
-:049C670000000000F9
-:049C680000000000F8
-:049C690000000000F7
-:049C6A0000000000F6
-:049C6B0000000000F5
-:049C6C0000000000F4
-:049C6D0000000000F3
-:049C6E0000000000F2
-:049C6F0000000000F1
-:049C700000000000F0
-:049C710000000000EF
-:049C720000000000EE
-:049C730000000000ED
-:049C740000000000EC
-:049C750000000000EB
-:049C760000000000EA
-:049C770000000000E9
-:049C780000000000E8
-:049C790000000000E7
-:049C7A0000000000E6
-:049C7B0000000000E5
-:049C7C0000000000E4
-:049C7D0000000000E3
-:049C7E0000000000E2
-:049C7F0000000000E1
-:049C800000000000E0
-:049C810000000000DF
-:049C820000000000DE
-:049C830000000000DD
-:049C840000000000DC
-:049C850000000000DB
-:049C860000000000DA
-:049C870000000000D9
-:049C880000000000D8
-:049C890000000000D7
-:049C8A0000000000D6
-:049C8B0000000000D5
-:049C8C0000000000D4
-:049C8D0000000000D3
-:049C8E0000000000D2
-:049C8F0000000000D1
-:049C900000000000D0
-:049C910000000000CF
-:049C920000000000CE
-:049C930000000000CD
-:049C940000000000CC
-:049C950000000000CB
-:049C960000000000CA
-:049C970000000000C9
-:049C980000000000C8
-:049C990000000000C7
-:049C9A0000000000C6
-:049C9B0000000000C5
-:049C9C0000000000C4
-:049C9D0000000000C3
-:049C9E0000000000C2
-:049C9F0000000000C1
-:049CA00000000000C0
-:049CA10000000000BF
-:049CA20000000000BE
-:049CA30000000000BD
-:049CA40000000000BC
-:049CA50000000000BB
-:049CA60000000000BA
-:049CA70000000000B9
-:049CA80000000000B8
-:049CA90000000000B7
-:049CAA0000000000B6
-:049CAB0000000000B5
-:049CAC0000000000B4
-:049CAD0000000000B3
-:049CAE0000000000B2
-:049CAF0000000000B1
-:049CB00000000000B0
-:049CB10000000000AF
-:049CB20000000000AE
-:049CB30000000000AD
-:049CB40000000000AC
-:049CB50000000000AB
-:049CB60000000000AA
-:049CB70000000000A9
-:049CB80000000000A8
-:049CB90000000000A7
-:049CBA0000000000A6
-:049CBB0000000000A5
-:049CBC0000000000A4
-:049CBD0000000000A3
-:049CBE0000000000A2
-:049CBF0000000000A1
-:049CC00000000000A0
-:049CC100000000009F
-:049CC200000000009E
-:049CC300000000009D
-:049CC400000000009C
-:049CC500000000009B
-:049CC600000000009A
-:049CC7000000000099
-:049CC8000000000098
-:049CC9000000000097
-:049CCA000000000096
-:049CCB000000000095
-:049CCC000000000094
-:049CCD000000000093
-:049CCE000000000092
-:049CCF000000000091
-:049CD0000000000090
-:049CD100000000008F
-:049CD200000000008E
-:049CD300000000008D
-:049CD400000000008C
-:049CD500000000008B
-:049CD600000000008A
-:049CD7000000000089
-:049CD8000000000088
-:049CD9000000000087
-:049CDA000000000086
-:049CDB000000000085
-:049CDC000000000084
-:049CDD000000000083
-:049CDE000000000082
-:049CDF000000000081
-:049CE0000000000080
-:049CE100000000007F
-:049CE200000000007E
-:049CE300000000007D
-:049CE400000000007C
-:049CE500000000007B
-:049CE600000000007A
-:049CE7000000000079
-:049CE8000000000078
-:049CE9000000000077
-:049CEA000000000076
-:049CEB000000000075
-:049CEC000000000074
-:049CED000000000073
-:049CEE000000000072
-:049CEF000000000071
-:049CF0000000000070
-:049CF100000000006F
-:049CF200000000006E
-:049CF300000000006D
-:049CF400000000006C
-:049CF500000000006B
-:049CF600000000006A
-:049CF7000000000069
-:049CF8000000000068
-:049CF9000000000067
-:049CFA000000000066
-:049CFB000000000065
-:049CFC000000000064
-:049CFD000000000063
-:049CFE000000000062
-:049CFF000000000061
-:049D0000000000005F
-:049D0100000000005E
-:049D0200000000005D
-:049D0300000000005C
-:049D0400000000005B
-:049D0500000000005A
-:049D06000000000059
-:049D07000000000058
-:049D08000000000057
-:049D09000000000056
-:049D0A000000000055
-:049D0B000000000054
-:049D0C000000000053
-:049D0D000000000052
-:049D0E000000000051
-:049D0F000000000050
-:049D1000000000004F
-:049D1100000000004E
-:049D1200000000004D
-:049D1300000000004C
-:049D1400000000004B
-:049D1500000000004A
-:049D16000000000049
-:049D17000000000048
-:049D18000000000047
-:049D19000000000046
-:049D1A000000000045
-:049D1B000000000044
-:049D1C000000000043
-:049D1D000000000042
-:049D1E000000000041
-:049D1F000000000040
-:049D2000000000003F
-:049D2100000000003E
-:049D2200000000003D
-:049D2300000000003C
-:049D2400000000003B
-:049D2500000000003A
-:049D26000000000039
-:049D27000000000038
-:049D28000000000037
-:049D29000000000036
-:049D2A000000000035
-:049D2B000000000034
-:049D2C000000000033
-:049D2D000000000032
-:049D2E000000000031
-:049D2F000000000030
-:049D3000000000002F
-:049D3100000000002E
-:049D3200000000002D
-:049D3300000000002C
-:049D3400000000002B
-:049D3500000000002A
-:049D36000000000029
-:049D37000000000028
-:049D38000000000027
-:049D39000000000026
-:049D3A000000000025
-:049D3B000000000024
-:049D3C000000000023
-:049D3D000000000022
-:049D3E000000000021
-:049D3F000000000020
-:049D4000000000001F
-:049D4100000000001E
-:049D4200000000001D
-:049D4300000000001C
-:049D4400000000001B
-:049D4500000000001A
-:049D46000000000019
-:049D47000000000018
-:049D48000000000017
-:049D49000000000016
-:049D4A000000000015
-:049D4B000000000014
-:049D4C000000000013
-:049D4D000000000012
-:049D4E000000000011
-:049D4F000000000010
-:049D5000000000000F
-:049D5100000000000E
-:049D5200000000000D
-:049D5300000000000C
-:049D5400000000000B
-:049D5500000000000A
-:049D56000000000009
-:049D57000000000008
-:049D58000000000007
-:049D59000000000006
-:049D5A000000000005
-:049D5B000000000004
-:049D5C000000000003
-:049D5D000000000002
-:049D5E000000000001
-:049D5F000000000000
-:049D600000000000FF
-:049D610000000000FE
-:049D620000000000FD
-:049D630000000000FC
-:049D640000000000FB
-:049D650000000000FA
-:049D660000000000F9
-:049D670000000000F8
-:049D680000000000F7
-:049D690000000000F6
-:049D6A0000000000F5
-:049D6B0000000000F4
-:049D6C0000000000F3
-:049D6D0000000000F2
-:049D6E0000000000F1
-:049D6F0000000000F0
-:049D700000000000EF
-:049D710000000000EE
-:049D720000000000ED
-:049D730000000000EC
-:049D740000000000EB
-:049D750000000000EA
-:049D760000000000E9
-:049D770000000000E8
-:049D780000000000E7
-:049D790000000000E6
-:049D7A0000000000E5
-:049D7B0000000000E4
-:049D7C0000000000E3
-:049D7D0000000000E2
-:049D7E0000000000E1
-:049D7F0000000000E0
-:049D800000000000DF
-:049D810000000000DE
-:049D820000000000DD
-:049D830000000000DC
-:049D840000000000DB
-:049D850000000000DA
-:049D860000000000D9
-:049D870000000000D8
-:049D880000000000D7
-:049D890000000000D6
-:049D8A0000000000D5
-:049D8B0000000000D4
-:049D8C0000000000D3
-:049D8D0000000000D2
-:049D8E0000000000D1
-:049D8F0000000000D0
-:049D900000000000CF
-:049D910000000000CE
-:049D920000000000CD
-:049D930000000000CC
-:049D940000000000CB
-:049D950000000000CA
-:049D960000000000C9
-:049D970000000000C8
-:049D980000000000C7
-:049D990000000000C6
-:049D9A0000000000C5
-:049D9B0000000000C4
-:049D9C0000000000C3
-:049D9D0000000000C2
-:049D9E0000000000C1
-:049D9F0000000000C0
-:049DA00000000000BF
-:049DA10000000000BE
-:049DA20000000000BD
-:049DA30000000000BC
-:049DA40000000000BB
-:049DA50000000000BA
-:049DA60000000000B9
-:049DA70000000000B8
-:049DA80000000000B7
-:049DA90000000000B6
-:049DAA0000000000B5
-:049DAB0000000000B4
-:049DAC0000000000B3
-:049DAD0000000000B2
-:049DAE0000000000B1
-:049DAF0000000000B0
-:049DB00000000000AF
-:049DB10000000000AE
-:049DB20000000000AD
-:049DB30000000000AC
-:049DB40000000000AB
-:049DB50000000000AA
-:049DB60000000000A9
-:049DB70000000000A8
-:049DB80000000000A7
-:049DB90000000000A6
-:049DBA0000000000A5
-:049DBB0000000000A4
-:049DBC0000000000A3
-:049DBD0000000000A2
-:049DBE0000000000A1
-:049DBF0000000000A0
-:049DC000000000009F
-:049DC100000000009E
-:049DC200000000009D
-:049DC300000000009C
-:049DC400000000009B
-:049DC500000000009A
-:049DC6000000000099
-:049DC7000000000098
-:049DC8000000000097
-:049DC9000000000096
-:049DCA000000000095
-:049DCB000000000094
-:049DCC000000000093
-:049DCD000000000092
-:049DCE000000000091
-:049DCF000000000090
-:049DD000000000008F
-:049DD100000000008E
-:049DD200000000008D
-:049DD300000000008C
-:049DD400000000008B
-:049DD500000000008A
-:049DD6000000000089
-:049DD7000000000088
-:049DD8000000000087
-:049DD9000000000086
-:049DDA000000000085
-:049DDB000000000084
-:049DDC000000000083
-:049DDD000000000082
-:049DDE000000000081
-:049DDF000000000080
-:049DE000000000007F
-:049DE100000000007E
-:049DE200000000007D
-:049DE300000000007C
-:049DE400000000007B
-:049DE500000000007A
-:049DE6000000000079
-:049DE7000000000078
-:049DE8000000000077
-:049DE9000000000076
-:049DEA000000000075
-:049DEB000000000074
-:049DEC000000000073
-:049DED000000000072
-:049DEE000000000071
-:049DEF000000000070
-:049DF000000000006F
-:049DF100000000006E
-:049DF200000000006D
-:049DF300000000006C
-:049DF400000000006B
-:049DF500000000006A
-:049DF6000000000069
-:049DF7000000000068
-:049DF8000000000067
-:049DF9000000000066
-:049DFA000000000065
-:049DFB000000000064
-:049DFC000000000063
-:049DFD000000000062
-:049DFE000000000061
-:049DFF000000000060
-:049E0000000000005E
-:049E0100000000005D
-:049E0200000000005C
-:049E0300000000005B
-:049E0400000000005A
-:049E05000000000059
-:049E06000000000058
-:049E07000000000057
-:049E08000000000056
-:049E09000000000055
-:049E0A000000000054
-:049E0B000000000053
-:049E0C000000000052
-:049E0D000000000051
-:049E0E000000000050
-:049E0F00000000004F
-:049E1000000000004E
-:049E1100000000004D
-:049E1200000000004C
-:049E1300000000004B
-:049E1400000000004A
-:049E15000000000049
-:049E16000000000048
-:049E17000000000047
-:049E18000000000046
-:049E19000000000045
-:049E1A000000000044
-:049E1B000000000043
-:049E1C000000000042
-:049E1D000000000041
-:049E1E000000000040
-:049E1F00000000003F
-:049E2000000000003E
-:049E2100000000003D
-:049E2200000000003C
-:049E2300000000003B
-:049E2400000000003A
-:049E25000000000039
-:049E26000000000038
-:049E27000000000037
-:049E28000000000036
-:049E29000000000035
-:049E2A000000000034
-:049E2B000000000033
-:049E2C000000000032
-:049E2D000000000031
-:049E2E000000000030
-:049E2F00000000002F
-:049E3000000000002E
-:049E3100000000002D
-:049E3200000000002C
-:049E3300000000002B
-:049E3400000000002A
-:049E35000000000029
-:049E36000000000028
-:049E37000000000027
-:049E38000000000026
-:049E39000000000025
-:049E3A000000000024
-:049E3B000000000023
-:049E3C000000000022
-:049E3D000000000021
-:049E3E000000000020
-:049E3F00000000001F
-:049E4000000000001E
-:049E4100000000001D
-:049E4200000000001C
-:049E4300000000001B
-:049E4400000000001A
-:049E45000000000019
-:049E46000000000018
-:049E47000000000017
-:049E48000000000016
-:049E49000000000015
-:049E4A000000000014
-:049E4B000000000013
-:049E4C000000000012
-:049E4D000000000011
-:049E4E000000000010
-:049E4F00000000000F
-:049E5000000000000E
-:049E5100000000000D
-:049E5200000000000C
-:049E5300000000000B
-:049E5400000000000A
-:049E55000000000009
-:049E56000000000008
-:049E57000000000007
-:049E58000000000006
-:049E59000000000005
-:049E5A000000000004
-:049E5B000000000003
-:049E5C000000000002
-:049E5D000000000001
-:049E5E000000000000
-:049E5F0000000000FF
-:049E600000000000FE
-:049E610000000000FD
-:049E620000000000FC
-:049E630000000000FB
-:049E640000000000FA
-:049E650000000000F9
-:049E660000000000F8
-:049E670000000000F7
-:049E680000000000F6
-:049E690000000000F5
-:049E6A0000000000F4
-:049E6B0000000000F3
-:049E6C0000000000F2
-:049E6D0000000000F1
-:049E6E0000000000F0
-:049E6F0000000000EF
-:049E700000000000EE
-:049E710000000000ED
-:049E720000000000EC
-:049E730000000000EB
-:049E740000000000EA
-:049E750000000000E9
-:049E760000000000E8
-:049E770000000000E7
-:049E780000000000E6
-:049E790000000000E5
-:049E7A0000000000E4
-:049E7B0000000000E3
-:049E7C0000000000E2
-:049E7D0000000000E1
-:049E7E0000000000E0
-:049E7F0000000000DF
-:049E800000000000DE
-:049E810000000000DD
-:049E820000000000DC
-:049E830000000000DB
-:049E840000000000DA
-:049E850000000000D9
-:049E860000000000D8
-:049E870000000000D7
-:049E880000000000D6
-:049E890000000000D5
-:049E8A0000000000D4
-:049E8B0000000000D3
-:049E8C0000000000D2
-:049E8D0000000000D1
-:049E8E0000000000D0
-:049E8F0000000000CF
-:049E900000000000CE
-:049E910000000000CD
-:049E920000000000CC
-:049E930000000000CB
-:049E940000000000CA
-:049E950000000000C9
-:049E960000000000C8
-:049E970000000000C7
-:049E980000000000C6
-:049E990000000000C5
-:049E9A0000000000C4
-:049E9B0000000000C3
-:049E9C0000000000C2
-:049E9D0000000000C1
-:049E9E0000000000C0
-:049E9F0000000000BF
-:049EA00000000000BE
-:049EA10000000000BD
-:049EA20000000000BC
-:049EA30000000000BB
-:049EA40000000000BA
-:049EA50000000000B9
-:049EA60000000000B8
-:049EA70000000000B7
-:049EA80000000000B6
-:049EA90000000000B5
-:049EAA0000000000B4
-:049EAB0000000000B3
-:049EAC0000000000B2
-:049EAD0000000000B1
-:049EAE0000000000B0
-:049EAF0000000000AF
-:049EB00000000000AE
-:049EB10000000000AD
-:049EB20000000000AC
-:049EB30000000000AB
-:049EB40000000000AA
-:049EB50000000000A9
-:049EB60000000000A8
-:049EB70000000000A7
-:049EB80000000000A6
-:049EB90000000000A5
-:049EBA0000000000A4
-:049EBB0000000000A3
-:049EBC0000000000A2
-:049EBD0000000000A1
-:049EBE0000000000A0
-:049EBF00000000009F
-:049EC000000000009E
-:049EC100000000009D
-:049EC200000000009C
-:049EC300000000009B
-:049EC400000000009A
-:049EC5000000000099
-:049EC6000000000098
-:049EC7000000000097
-:049EC8000000000096
-:049EC9000000000095
-:049ECA000000000094
-:049ECB000000000093
-:049ECC000000000092
-:049ECD000000000091
-:049ECE000000000090
-:049ECF00000000008F
-:049ED000000000008E
-:049ED100000000008D
-:049ED200000000008C
-:049ED300000000008B
-:049ED400000000008A
-:049ED5000000000089
-:049ED6000000000088
-:049ED7000000000087
-:049ED8000000000086
-:049ED9000000000085
-:049EDA000000000084
-:049EDB000000000083
-:049EDC000000000082
-:049EDD000000000081
-:049EDE000000000080
-:049EDF00000000007F
-:049EE000000000007E
-:049EE100000000007D
-:049EE200000000007C
-:049EE300000000007B
-:049EE400000000007A
-:049EE5000000000079
-:049EE6000000000078
-:049EE7000000000077
-:049EE8000000000076
-:049EE9000000000075
-:049EEA000000000074
-:049EEB000000000073
-:049EEC000000000072
-:049EED000000000071
-:049EEE000000000070
-:049EEF00000000006F
-:049EF000000000006E
-:049EF100000000006D
-:049EF200000000006C
-:049EF300000000006B
-:049EF400000000006A
-:049EF5000000000069
-:049EF6000000000068
-:049EF7000000000067
-:049EF8000000000066
-:049EF9000000000065
-:049EFA000000000064
-:049EFB000000000063
-:049EFC000000000062
-:049EFD000000000061
-:049EFE000000000060
-:049EFF00000000005F
-:049F0000000000005D
-:049F0100000000005C
-:049F0200000000005B
-:049F0300000000005A
-:049F04000000000059
-:049F05000000000058
-:049F06000000000057
-:049F07000000000056
-:049F08000000000055
-:049F09000000000054
-:049F0A000000000053
-:049F0B000000000052
-:049F0C000000000051
-:049F0D000000000050
-:049F0E00000000004F
-:049F0F00000000004E
-:049F1000000000004D
-:049F1100000000004C
-:049F1200000000004B
-:049F1300000000004A
-:049F14000000000049
-:049F15000000000048
-:049F16000000000047
-:049F17000000000046
-:049F18000000000045
-:049F19000000000044
-:049F1A000000000043
-:049F1B000000000042
-:049F1C000000000041
-:049F1D000000000040
-:049F1E00000000003F
-:049F1F00000000003E
-:049F2000000000003D
-:049F2100000000003C
-:049F2200000000003B
-:049F2300000000003A
-:049F24000000000039
-:049F25000000000038
-:049F26000000000037
-:049F27000000000036
-:049F28000000000035
-:049F29000000000034
-:049F2A000000000033
-:049F2B000000000032
-:049F2C000000000031
-:049F2D000000000030
-:049F2E00000000002F
-:049F2F00000000002E
-:049F3000000000002D
-:049F3100000000002C
-:049F3200000000002B
-:049F3300000000002A
-:049F34000000000029
-:049F35000000000028
-:049F36000000000027
-:049F37000000000026
-:049F38000000000025
-:049F39000000000024
-:049F3A000000000023
-:049F3B000000000022
-:049F3C000000000021
-:049F3D000000000020
-:049F3E00000000001F
-:049F3F00000000001E
-:049F4000000000001D
-:049F4100000000001C
-:049F4200000000001B
-:049F4300000000001A
-:049F44000000000019
-:049F45000000000018
-:049F46000000000017
-:049F47000000000016
-:049F48000000000015
-:049F49000000000014
-:049F4A000000000013
-:049F4B000000000012
-:049F4C000000000011
-:049F4D000000000010
-:049F4E00000000000F
-:049F4F00000000000E
-:049F5000000000000D
-:049F5100000000000C
-:049F5200000000000B
-:049F5300000000000A
-:049F54000000000009
-:049F55000000000008
-:049F56000000000007
-:049F57000000000006
-:049F58000000000005
-:049F59000000000004
-:049F5A000000000003
-:049F5B000000000002
-:049F5C000000000001
-:049F5D000000000000
-:049F5E0000000000FF
-:049F5F0000000000FE
-:049F600000000000FD
-:049F610000000000FC
-:049F620000000000FB
-:049F630000000000FA
-:049F640000000000F9
-:049F650000000000F8
-:049F660000000000F7
-:049F670000000000F6
-:049F680000000000F5
-:049F690000000000F4
-:049F6A0000000000F3
-:049F6B0000000000F2
-:049F6C0000000000F1
-:049F6D0000000000F0
-:049F6E0000000000EF
-:049F6F0000000000EE
-:049F700000000000ED
-:049F710000000000EC
-:049F720000000000EB
-:049F730000000000EA
-:049F740000000000E9
-:049F750000000000E8
-:049F760000000000E7
-:049F770000000000E6
-:049F780000000000E5
-:049F790000000000E4
-:049F7A0000000000E3
-:049F7B0000000000E2
-:049F7C0000000000E1
-:049F7D0000000000E0
-:049F7E0000000000DF
-:049F7F0000000000DE
-:049F800000000000DD
-:049F810000000000DC
-:049F820000000000DB
-:049F830000000000DA
-:049F840000000000D9
-:049F850000000000D8
-:049F860000000000D7
-:049F870000000000D6
-:049F880000000000D5
-:049F890000000000D4
-:049F8A0000000000D3
-:049F8B0000000000D2
-:049F8C0000000000D1
-:049F8D0000000000D0
-:049F8E0000000000CF
-:049F8F0000000000CE
-:049F900000000000CD
-:049F910000000000CC
-:049F920000000000CB
-:049F930000000000CA
-:049F940000000000C9
-:049F950000000000C8
-:049F960000000000C7
-:049F970000000000C6
-:049F980000000000C5
-:049F990000000000C4
-:049F9A0000000000C3
-:049F9B0000000000C2
-:049F9C0000000000C1
-:049F9D0000000000C0
-:049F9E0000000000BF
-:049F9F0000000000BE
-:049FA00000000000BD
-:049FA10000000000BC
-:049FA20000000000BB
-:049FA30000000000BA
-:049FA40000000000B9
-:049FA50000000000B8
-:049FA60000000000B7
-:049FA70000000000B6
-:049FA80000000000B5
-:049FA90000000000B4
-:049FAA0000000000B3
-:049FAB0000000000B2
-:049FAC0000000000B1
-:049FAD0000000000B0
-:049FAE0000000000AF
-:049FAF0000000000AE
-:049FB00000000000AD
-:049FB10000000000AC
-:049FB20000000000AB
-:049FB30000000000AA
-:049FB40000000000A9
-:049FB50000000000A8
-:049FB60000000000A7
-:049FB70000000000A6
-:049FB80000000000A5
-:049FB90000000000A4
-:049FBA0000000000A3
-:049FBB0000000000A2
-:049FBC0000000000A1
-:049FBD0000000000A0
-:049FBE00000000009F
-:049FBF00000000009E
-:049FC000000000009D
-:049FC100000000009C
-:049FC200000000009B
-:049FC300000000009A
-:049FC4000000000099
-:049FC5000000000098
-:049FC6000000000097
-:049FC7000000000096
-:049FC8000000000095
-:049FC9000000000094
-:049FCA000000000093
-:049FCB000000000092
-:049FCC000000000091
-:049FCD000000000090
-:049FCE00000000008F
-:049FCF00000000008E
-:049FD000000000008D
-:049FD100000000008C
-:049FD200000000008B
-:049FD300000000008A
-:049FD4000000000089
-:049FD5000000000088
-:049FD6000000000087
-:049FD7000000000086
-:049FD8000000000085
-:049FD9000000000084
-:049FDA000000000083
-:049FDB000000000082
-:049FDC000000000081
-:049FDD000000000080
-:049FDE00000000007F
-:049FDF00000000007E
-:049FE000000000007D
-:049FE100000000007C
-:049FE200000000007B
-:049FE300000000007A
-:049FE4000000000079
-:049FE5000000000078
-:049FE6000000000077
-:049FE7000000000076
-:049FE8000000000075
-:049FE9000000000074
-:049FEA000000000073
-:049FEB000000000072
-:049FEC000000000071
-:049FED000000000070
-:049FEE00000000006F
-:049FEF00000000006E
-:049FF000000000006D
-:049FF100000000006C
-:049FF200000000006B
-:049FF300000000006A
-:049FF4000000000069
-:049FF5000000000068
-:049FF6000000000067
-:049FF7000000000066
-:049FF8000000000065
-:049FF9000000000064
-:049FFA000000000063
-:049FFB000000000062
-:049FFC000000000061
-:049FFD000000000060
-:049FFE00000000005F
-:049FFF00000000005E
-:04A00000000000005C
-:04A00100000000005B
-:04A00200000000005A
-:04A003000000000059
-:04A004000000000058
-:04A005000000000057
-:04A006000000000056
-:04A007000000000055
-:04A008000000000054
-:04A009000000000053
-:04A00A000000000052
-:04A00B000000000051
-:04A00C000000000050
-:04A00D00000000004F
-:04A00E00000000004E
-:04A00F00000000004D
-:04A01000000000004C
-:04A01100000000004B
-:04A01200000000004A
-:04A013000000000049
-:04A014000000000048
-:04A015000000000047
-:04A016000000000046
-:04A017000000000045
-:04A018000000000044
-:04A019000000000043
-:04A01A000000000042
-:04A01B000000000041
-:04A01C000000000040
-:04A01D00000000003F
-:04A01E00000000003E
-:04A01F00000000003D
-:04A02000000000003C
-:04A02100000000003B
-:04A02200000000003A
-:04A023000000000039
-:04A024000000000038
-:04A025000000000037
-:04A026000000000036
-:04A027000000000035
-:04A028000000000034
-:04A029000000000033
-:04A02A000000000032
-:04A02B000000000031
-:04A02C000000000030
-:04A02D00000000002F
-:04A02E00000000002E
-:04A02F00000000002D
-:04A03000000000002C
-:04A03100000000002B
-:04A03200000000002A
-:04A033000000000029
-:04A034000000000028
-:04A035000000000027
-:04A036000000000026
-:04A037000000000025
-:04A038000000000024
-:04A039000000000023
-:04A03A000000000022
-:04A03B000000000021
-:04A03C000000000020
-:04A03D00000000001F
-:04A03E00000000001E
-:04A03F00000000001D
-:04A04000000000001C
-:04A04100000000001B
-:04A04200000000001A
-:04A043000000000019
-:04A044000000000018
-:04A045000000000017
-:04A046000000000016
-:04A047000000000015
-:04A048000000000014
-:04A049000000000013
-:04A04A000000000012
-:04A04B000000000011
-:04A04C000000000010
-:04A04D00000000000F
-:04A04E00000000000E
-:04A04F00000000000D
-:04A05000000000000C
-:04A05100000000000B
-:04A05200000000000A
-:04A053000000000009
-:04A054000000000008
-:04A055000000000007
-:04A056000000000006
-:04A057000000000005
-:04A058000000000004
-:04A059000000000003
-:04A05A000000000002
-:04A05B000000000001
-:04A05C000000000000
-:04A05D0000000000FF
-:04A05E0000000000FE
-:04A05F0000000000FD
-:04A0600000000000FC
-:04A0610000000000FB
-:04A0620000000000FA
-:04A0630000000000F9
-:04A0640000000000F8
-:04A0650000000000F7
-:04A0660000000000F6
-:04A0670000000000F5
-:04A0680000000000F4
-:04A0690000000000F3
-:04A06A0000000000F2
-:04A06B0000000000F1
-:04A06C0000000000F0
-:04A06D0000000000EF
-:04A06E0000000000EE
-:04A06F0000000000ED
-:04A0700000000000EC
-:04A0710000000000EB
-:04A0720000000000EA
-:04A0730000000000E9
-:04A0740000000000E8
-:04A0750000000000E7
-:04A0760000000000E6
-:04A0770000000000E5
-:04A0780000000000E4
-:04A0790000000000E3
-:04A07A0000000000E2
-:04A07B0000000000E1
-:04A07C0000000000E0
-:04A07D0000000000DF
-:04A07E0000000000DE
-:04A07F0000000000DD
-:04A0800000000000DC
-:04A0810000000000DB
-:04A0820000000000DA
-:04A0830000000000D9
-:04A0840000000000D8
-:04A0850000000000D7
-:04A0860000000000D6
-:04A0870000000000D5
-:04A0880000000000D4
-:04A0890000000000D3
-:04A08A0000000000D2
-:04A08B0000000000D1
-:04A08C0000000000D0
-:04A08D0000000000CF
-:04A08E0000000000CE
-:04A08F0000000000CD
-:04A0900000000000CC
-:04A0910000000000CB
-:04A0920000000000CA
-:04A0930000000000C9
-:04A0940000000000C8
-:04A0950000000000C7
-:04A0960000000000C6
-:04A0970000000000C5
-:04A0980000000000C4
-:04A0990000000000C3
-:04A09A0000000000C2
-:04A09B0000000000C1
-:04A09C0000000000C0
-:04A09D0000000000BF
-:04A09E0000000000BE
-:04A09F0000000000BD
-:04A0A00000000000BC
-:04A0A10000000000BB
-:04A0A20000000000BA
-:04A0A30000000000B9
-:04A0A40000000000B8
-:04A0A50000000000B7
-:04A0A60000000000B6
-:04A0A70000000000B5
-:04A0A80000000000B4
-:04A0A90000000000B3
-:04A0AA0000000000B2
-:04A0AB0000000000B1
-:04A0AC0000000000B0
-:04A0AD0000000000AF
-:04A0AE0000000000AE
-:04A0AF0000000000AD
-:04A0B00000000000AC
-:04A0B10000000000AB
-:04A0B20000000000AA
-:04A0B30000000000A9
-:04A0B40000000000A8
-:04A0B50000000000A7
-:04A0B60000000000A6
-:04A0B70000000000A5
-:04A0B80000000000A4
-:04A0B90000000000A3
-:04A0BA0000000000A2
-:04A0BB0000000000A1
-:04A0BC0000000000A0
-:04A0BD00000000009F
-:04A0BE00000000009E
-:04A0BF00000000009D
-:04A0C000000000009C
-:04A0C100000000009B
-:04A0C200000000009A
-:04A0C3000000000099
-:04A0C4000000000098
-:04A0C5000000000097
-:04A0C6000000000096
-:04A0C7000000000095
-:04A0C8000000000094
-:04A0C9000000000093
-:04A0CA000000000092
-:04A0CB000000000091
-:04A0CC000000000090
-:04A0CD00000000008F
-:04A0CE00000000008E
-:04A0CF00000000008D
-:04A0D000000000008C
-:04A0D100000000008B
-:04A0D200000000008A
-:04A0D3000000000089
-:04A0D4000000000088
-:04A0D5000000000087
-:04A0D6000000000086
-:04A0D7000000000085
-:04A0D8000000000084
-:04A0D9000000000083
-:04A0DA000000000082
-:04A0DB000000000081
-:04A0DC000000000080
-:04A0DD00000000007F
-:04A0DE00000000007E
-:04A0DF00000000007D
-:04A0E000000000007C
-:04A0E100000000007B
-:04A0E200000000007A
-:04A0E3000000000079
-:04A0E4000000000078
-:04A0E5000000000077
-:04A0E6000000000076
-:04A0E7000000000075
-:04A0E8000000000074
-:04A0E9000000000073
-:04A0EA000000000072
-:04A0EB000000000071
-:04A0EC000000000070
-:04A0ED00000000006F
-:04A0EE00000000006E
-:04A0EF00000000006D
-:04A0F000000000006C
-:04A0F100000000006B
-:04A0F200000000006A
-:04A0F3000000000069
-:04A0F4000000000068
-:04A0F5000000000067
-:04A0F6000000000066
-:04A0F7000000000065
-:04A0F8000000000064
-:04A0F9000000000063
-:04A0FA000000000062
-:04A0FB000000000061
-:04A0FC000000000060
-:04A0FD00000000005F
-:04A0FE00000000005E
-:04A0FF00000000005D
-:04A10000000000005B
-:04A10100000000005A
-:04A102000000000059
-:04A103000000000058
-:04A104000000000057
-:04A105000000000056
-:04A106000000000055
-:04A107000000000054
-:04A108000000000053
-:04A109000000000052
-:04A10A000000000051
-:04A10B000000000050
-:04A10C00000000004F
-:04A10D00000000004E
-:04A10E00000000004D
-:04A10F00000000004C
-:04A11000000000004B
-:04A11100000000004A
-:04A112000000000049
-:04A113000000000048
-:04A114000000000047
-:04A115000000000046
-:04A116000000000045
-:04A117000000000044
-:04A118000000000043
-:04A119000000000042
-:04A11A000000000041
-:04A11B000000000040
-:04A11C00000000003F
-:04A11D00000000003E
-:04A11E00000000003D
-:04A11F00000000003C
-:04A12000000000003B
-:04A12100000000003A
-:04A122000000000039
-:04A123000000000038
-:04A124000000000037
-:04A125000000000036
-:04A126000000000035
-:04A127000000000034
-:04A128000000000033
-:04A129000000000032
-:04A12A000000000031
-:04A12B000000000030
-:04A12C00000000002F
-:04A12D00000000002E
-:04A12E00000000002D
-:04A12F00000000002C
-:04A13000000000002B
-:04A13100000000002A
-:04A132000000000029
-:04A133000000000028
-:04A134000000000027
-:04A135000000000026
-:04A136000000000025
-:04A137000000000024
-:04A138000000000023
-:04A139000000000022
-:04A13A000000000021
-:04A13B000000000020
-:04A13C00000000001F
-:04A13D00000000001E
-:04A13E00000000001D
-:04A13F00000000001C
-:04A14000000000001B
-:04A14100000000001A
-:04A142000000000019
-:04A143000000000018
-:04A144000000000017
-:04A145000000000016
-:04A146000000000015
-:04A147000000000014
-:04A148000000000013
-:04A149000000000012
-:04A14A000000000011
-:04A14B000000000010
-:04A14C00000000000F
-:04A14D00000000000E
-:04A14E00000000000D
-:04A14F00000000000C
-:04A15000000000000B
-:04A15100000000000A
-:04A152000000000009
-:04A153000000000008
-:04A154000000000007
-:04A155000000000006
-:04A156000000000005
-:04A157000000000004
-:04A158000000000003
-:04A159000000000002
-:04A15A000000000001
-:04A15B000000000000
-:04A15C0000000000FF
-:04A15D0000000000FE
-:04A15E0000000000FD
-:04A15F0000000000FC
-:04A1600000000000FB
-:04A1610000000000FA
-:04A1620000000000F9
-:04A1630000000000F8
-:04A1640000000000F7
-:04A1650000000000F6
-:04A1660000000000F5
-:04A1670000000000F4
-:04A1680000000000F3
-:04A1690000000000F2
-:04A16A0000000000F1
-:04A16B0000000000F0
-:04A16C0000000000EF
-:04A16D0000000000EE
-:04A16E0000000000ED
-:04A16F0000000000EC
-:04A1700000000000EB
-:04A1710000000000EA
-:04A1720000000000E9
-:04A1730000000000E8
-:04A1740000000000E7
-:04A1750000000000E6
-:04A1760000000000E5
-:04A1770000000000E4
-:04A1780000000000E3
-:04A1790000000000E2
-:04A17A0000000000E1
-:04A17B0000000000E0
-:04A17C0000000000DF
-:04A17D0000000000DE
-:04A17E0000000000DD
-:04A17F0000000000DC
-:04A1800000000000DB
-:04A1810000000000DA
-:04A1820000000000D9
-:04A1830000000000D8
-:04A1840000000000D7
-:04A1850000000000D6
-:04A1860000000000D5
-:04A1870000000000D4
-:04A1880000000000D3
-:04A1890000000000D2
-:04A18A0000000000D1
-:04A18B0000000000D0
-:04A18C0000000000CF
-:04A18D0000000000CE
-:04A18E0000000000CD
-:04A18F0000000000CC
-:04A1900000000000CB
-:04A1910000000000CA
-:04A1920000000000C9
-:04A1930000000000C8
-:04A1940000000000C7
-:04A1950000000000C6
-:04A1960000000000C5
-:04A1970000000000C4
-:04A1980000000000C3
-:04A1990000000000C2
-:04A19A0000000000C1
-:04A19B0000000000C0
-:04A19C0000000000BF
-:04A19D0000000000BE
-:04A19E0000000000BD
-:04A19F0000000000BC
-:04A1A00000000000BB
-:04A1A10000000000BA
-:04A1A20000000000B9
-:04A1A30000000000B8
-:04A1A40000000000B7
-:04A1A50000000000B6
-:04A1A60000000000B5
-:04A1A70000000000B4
-:04A1A80000000000B3
-:04A1A90000000000B2
-:04A1AA0000000000B1
-:04A1AB0000000000B0
-:04A1AC0000000000AF
-:04A1AD0000000000AE
-:04A1AE0000000000AD
-:04A1AF0000000000AC
-:04A1B00000000000AB
-:04A1B10000000000AA
-:04A1B20000000000A9
-:04A1B30000000000A8
-:04A1B40000000000A7
-:04A1B50000000000A6
-:04A1B60000000000A5
-:04A1B70000000000A4
-:04A1B80000000000A3
-:04A1B90000000000A2
-:04A1BA0000000000A1
-:04A1BB0000000000A0
-:04A1BC00000000009F
-:04A1BD00000000009E
-:04A1BE00000000009D
-:04A1BF00000000009C
-:04A1C000000000009B
-:04A1C100000000009A
-:04A1C2000000000099
-:04A1C3000000000098
-:04A1C4000000000097
-:04A1C5000000000096
-:04A1C6000000000095
-:04A1C7000000000094
-:04A1C8000000000093
-:04A1C9000000000092
-:04A1CA000000000091
-:04A1CB000000000090
-:04A1CC00000000008F
-:04A1CD00000000008E
-:04A1CE00000000008D
-:04A1CF00000000008C
-:04A1D000000000008B
-:04A1D100000000008A
-:04A1D2000000000089
-:04A1D3000000000088
-:04A1D4000000000087
-:04A1D5000000000086
-:04A1D6000000000085
-:04A1D7000000000084
-:04A1D8000000000083
-:04A1D9000000000082
-:04A1DA000000000081
-:04A1DB000000000080
-:04A1DC00000000007F
-:04A1DD00000000007E
-:04A1DE00000000007D
-:04A1DF00000000007C
-:04A1E000000000007B
-:04A1E100000000007A
-:04A1E2000000000079
-:04A1E3000000000078
-:04A1E4000000000077
-:04A1E5000000000076
-:04A1E6000000000075
-:04A1E7000000000074
-:04A1E8000000000073
-:04A1E9000000000072
-:04A1EA000000000071
-:04A1EB000000000070
-:04A1EC00000000006F
-:04A1ED00000000006E
-:04A1EE00000000006D
-:04A1EF00000000006C
-:04A1F000000000006B
-:04A1F100000000006A
-:04A1F2000000000069
-:04A1F3000000000068
-:04A1F4000000000067
-:04A1F5000000000066
-:04A1F6000000000065
-:04A1F7000000000064
-:04A1F8000000000063
-:04A1F9000000000062
-:04A1FA000000000061
-:04A1FB000000000060
-:04A1FC00000000005F
-:04A1FD00000000005E
-:04A1FE00000000005D
-:04A1FF00000000005C
-:04A20000000000005A
-:04A201000000000059
-:04A202000000000058
-:04A203000000000057
-:04A204000000000056
-:04A205000000000055
-:04A206000000000054
-:04A207000000000053
-:04A208000000000052
-:04A209000000000051
-:04A20A000000000050
-:04A20B00000000004F
-:04A20C00000000004E
-:04A20D00000000004D
-:04A20E00000000004C
-:04A20F00000000004B
-:04A21000000000004A
-:04A211000000000049
-:04A212000000000048
-:04A213000000000047
-:04A214000000000046
-:04A215000000000045
-:04A216000000000044
-:04A217000000000043
-:04A218000000000042
-:04A219000000000041
-:04A21A000000000040
-:04A21B00000000003F
-:04A21C00000000003E
-:04A21D00000000003D
-:04A21E00000000003C
-:04A21F00000000003B
-:04A22000000000003A
-:04A221000000000039
-:04A222000000000038
-:04A223000000000037
-:04A224000000000036
-:04A225000000000035
-:04A226000000000034
-:04A227000000000033
-:04A228000000000032
-:04A229000000000031
-:04A22A000000000030
-:04A22B00000000002F
-:04A22C00000000002E
-:04A22D00000000002D
-:04A22E00000000002C
-:04A22F00000000002B
-:04A23000000000002A
-:04A231000000000029
-:04A232000000000028
-:04A233000000000027
-:04A234000000000026
-:04A235000000000025
-:04A236000000000024
-:04A237000000000023
-:04A238000000000022
-:04A239000000000021
-:04A23A000000000020
-:04A23B00000000001F
-:04A23C00000000001E
-:04A23D00000000001D
-:04A23E00000000001C
-:04A23F00000000001B
-:04A24000000000001A
-:04A241000000000019
-:04A242000000000018
-:04A243000000000017
-:04A244000000000016
-:04A245000000000015
-:04A246000000000014
-:04A247000000000013
-:04A248000000000012
-:04A249000000000011
-:04A24A000000000010
-:04A24B00000000000F
-:04A24C00000000000E
-:04A24D00000000000D
-:04A24E00000000000C
-:04A24F00000000000B
-:04A25000000000000A
-:04A251000000000009
-:04A252000000000008
-:04A253000000000007
-:04A254000000000006
-:04A255000000000005
-:04A256000000000004
-:04A257000000000003
-:04A258000000000002
-:04A259000000000001
-:04A25A000000000000
-:04A25B0000000000FF
-:04A25C0000000000FE
-:04A25D0000000000FD
-:04A25E0000000000FC
-:04A25F0000000000FB
-:04A2600000000000FA
-:04A2610000000000F9
-:04A2620000000000F8
-:04A2630000000000F7
-:04A2640000000000F6
-:04A2650000000000F5
-:04A2660000000000F4
-:04A2670000000000F3
-:04A2680000000000F2
-:04A2690000000000F1
-:04A26A0000000000F0
-:04A26B0000000000EF
-:04A26C0000000000EE
-:04A26D0000000000ED
-:04A26E0000000000EC
-:04A26F0000000000EB
-:04A2700000000000EA
-:04A2710000000000E9
-:04A2720000000000E8
-:04A2730000000000E7
-:04A2740000000000E6
-:04A2750000000000E5
-:04A2760000000000E4
-:04A2770000000000E3
-:04A2780000000000E2
-:04A2790000000000E1
-:04A27A0000000000E0
-:04A27B0000000000DF
-:04A27C0000000000DE
-:04A27D0000000000DD
-:04A27E0000000000DC
-:04A27F0000000000DB
-:04A2800000000000DA
-:04A2810000000000D9
-:04A2820000000000D8
-:04A2830000000000D7
-:04A2840000000000D6
-:04A2850000000000D5
-:04A2860000000000D4
-:04A2870000000000D3
-:04A2880000000000D2
-:04A2890000000000D1
-:04A28A0000000000D0
-:04A28B0000000000CF
-:04A28C0000000000CE
-:04A28D0000000000CD
-:04A28E0000000000CC
-:04A28F0000000000CB
-:04A2900000000000CA
-:04A2910000000000C9
-:04A2920000000000C8
-:04A2930000000000C7
-:04A2940000000000C6
-:04A2950000000000C5
-:04A2960000000000C4
-:04A2970000000000C3
-:04A2980000000000C2
-:04A2990000000000C1
-:04A29A0000000000C0
-:04A29B0000000000BF
-:04A29C0000000000BE
-:04A29D0000000000BD
-:04A29E0000000000BC
-:04A29F0000000000BB
-:04A2A00000000000BA
-:04A2A10000000000B9
-:04A2A20000000000B8
-:04A2A30000000000B7
-:04A2A40000000000B6
-:04A2A50000000000B5
-:04A2A60000000000B4
-:04A2A70000000000B3
-:04A2A80000000000B2
-:04A2A90000000000B1
-:04A2AA0000000000B0
-:04A2AB0000000000AF
-:04A2AC0000000000AE
-:04A2AD0000000000AD
-:04A2AE0000000000AC
-:04A2AF0000000000AB
-:04A2B00000000000AA
-:04A2B10000000000A9
-:04A2B20000000000A8
-:04A2B30000000000A7
-:04A2B40000000000A6
-:04A2B50000000000A5
-:04A2B60000000000A4
-:04A2B70000000000A3
-:04A2B80000000000A2
-:04A2B90000000000A1
-:04A2BA0000000000A0
-:04A2BB00000000009F
-:04A2BC00000000009E
-:04A2BD00000000009D
-:04A2BE00000000009C
-:04A2BF00000000009B
-:04A2C000000000009A
-:04A2C1000000000099
-:04A2C2000000000098
-:04A2C3000000000097
-:04A2C4000000000096
-:04A2C5000000000095
-:04A2C6000000000094
-:04A2C7000000000093
-:04A2C8000000000092
-:04A2C9000000000091
-:04A2CA000000000090
-:04A2CB00000000008F
-:04A2CC00000000008E
-:04A2CD00000000008D
-:04A2CE00000000008C
-:04A2CF00000000008B
-:04A2D000000000008A
-:04A2D1000000000089
-:04A2D2000000000088
-:04A2D3000000000087
-:04A2D4000000000086
-:04A2D5000000000085
-:04A2D6000000000084
-:04A2D7000000000083
-:04A2D8000000000082
-:04A2D9000000000081
-:04A2DA000000000080
-:04A2DB00000000007F
-:04A2DC00000000007E
-:04A2DD00000000007D
-:04A2DE00000000007C
-:04A2DF00000000007B
-:04A2E000000000007A
-:04A2E1000000000079
-:04A2E2000000000078
-:04A2E3000000000077
-:04A2E4000000000076
-:04A2E5000000000075
-:04A2E6000000000074
-:04A2E7000000000073
-:04A2E8000000000072
-:04A2E9000000000071
-:04A2EA000000000070
-:04A2EB00000000006F
-:04A2EC00000000006E
-:04A2ED00000000006D
-:04A2EE00000000006C
-:04A2EF00000000006B
-:04A2F000000000006A
-:04A2F1000000000069
-:04A2F2000000000068
-:04A2F3000000000067
-:04A2F4000000000066
-:04A2F5000000000065
-:04A2F6000000000064
-:04A2F7000000000063
-:04A2F8000000000062
-:04A2F9000000000061
-:04A2FA000000000060
-:04A2FB00000000005F
-:04A2FC00000000005E
-:04A2FD00000000005D
-:04A2FE00000000005C
-:04A2FF00000000005B
-:04A300000000000059
-:04A301000000000058
-:04A302000000000057
-:04A303000000000056
-:04A304000000000055
-:04A305000000000054
-:04A306000000000053
-:04A307000000000052
-:04A308000000000051
-:04A309000000000050
-:04A30A00000000004F
-:04A30B00000000004E
-:04A30C00000000004D
-:04A30D00000000004C
-:04A30E00000000004B
-:04A30F00000000004A
-:04A310000000000049
-:04A311000000000048
-:04A312000000000047
-:04A313000000000046
-:04A314000000000045
-:04A315000000000044
-:04A316000000000043
-:04A317000000000042
-:04A318000000000041
-:04A319000000000040
-:04A31A00000000003F
-:04A31B00000000003E
-:04A31C00000000003D
-:04A31D00000000003C
-:04A31E00000000003B
-:04A31F00000000003A
-:04A320000000000039
-:04A321000000000038
-:04A322000000000037
-:04A323000000000036
-:04A324000000000035
-:04A325000000000034
-:04A326000000000033
-:04A327000000000032
-:04A328000000000031
-:04A329000000000030
-:04A32A00000000002F
-:04A32B00000000002E
-:04A32C00000000002D
-:04A32D00000000002C
-:04A32E00000000002B
-:04A32F00000000002A
-:04A330000000000029
-:04A331000000000028
-:04A332000000000027
-:04A333000000000026
-:04A334000000000025
-:04A335000000000024
-:04A336000000000023
-:04A337000000000022
-:04A338000000000021
-:04A339000000000020
-:04A33A00000000001F
-:04A33B00000000001E
-:04A33C00000000001D
-:04A33D00000000001C
-:04A33E00000000001B
-:04A33F00000000001A
-:04A340000000000019
-:04A341000000000018
-:04A342000000000017
-:04A343000000000016
-:04A344000000000015
-:04A345000000000014
-:04A346000000000013
-:04A347000000000012
-:04A348000000000011
-:04A349000000000010
-:04A34A00000000000F
-:04A34B00000000000E
-:04A34C00000000000D
-:04A34D00000000000C
-:04A34E00000000000B
-:04A34F00000000000A
-:04A350000000000009
-:04A351000000000008
-:04A352000000000007
-:04A353000000000006
-:04A354000000000005
-:04A355000000000004
-:04A356000000000003
-:04A357000000000002
-:04A358000000000001
-:04A359000000000000
-:04A35A0000000000FF
-:04A35B0000000000FE
-:04A35C0000000000FD
-:04A35D0000000000FC
-:04A35E0000000000FB
-:04A35F0000000000FA
-:04A3600000000000F9
-:04A3610000000000F8
-:04A3620000000000F7
-:04A3630000000000F6
-:04A3640000000000F5
-:04A3650000000000F4
-:04A3660000000000F3
-:04A3670000000000F2
-:04A3680000000000F1
-:04A3690000000000F0
-:04A36A0000000000EF
-:04A36B0000000000EE
-:04A36C0000000000ED
-:04A36D0000000000EC
-:04A36E0000000000EB
-:04A36F0000000000EA
-:04A3700000000000E9
-:04A3710000000000E8
-:04A3720000000000E7
-:04A3730000000000E6
-:04A3740000000000E5
-:04A3750000000000E4
-:04A3760000000000E3
-:04A3770000000000E2
-:04A3780000000000E1
-:04A3790000000000E0
-:04A37A0000000000DF
-:04A37B0000000000DE
-:04A37C0000000000DD
-:04A37D0000000000DC
-:04A37E0000000000DB
-:04A37F0000000000DA
-:04A3800000000000D9
-:04A3810000000000D8
-:04A3820000000000D7
-:04A3830000000000D6
-:04A3840000000000D5
-:04A3850000000000D4
-:04A3860000000000D3
-:04A3870000000000D2
-:04A3880000000000D1
-:04A3890000000000D0
-:04A38A0000000000CF
-:04A38B0000000000CE
-:04A38C0000000000CD
-:04A38D0000000000CC
-:04A38E0000000000CB
-:04A38F0000000000CA
-:04A3900000000000C9
-:04A3910000000000C8
-:04A3920000000000C7
-:04A3930000000000C6
-:04A3940000000000C5
-:04A3950000000000C4
-:04A3960000000000C3
-:04A3970000000000C2
-:04A3980000000000C1
-:04A3990000000000C0
-:04A39A0000000000BF
-:04A39B0000000000BE
-:04A39C0000000000BD
-:04A39D0000000000BC
-:04A39E0000000000BB
-:04A39F0000000000BA
-:04A3A00000000000B9
-:04A3A10000000000B8
-:04A3A20000000000B7
-:04A3A30000000000B6
-:04A3A40000000000B5
-:04A3A50000000000B4
-:04A3A60000000000B3
-:04A3A70000000000B2
-:04A3A80000000000B1
-:04A3A90000000000B0
-:04A3AA0000000000AF
-:04A3AB0000000000AE
-:04A3AC0000000000AD
-:04A3AD0000000000AC
-:04A3AE0000000000AB
-:04A3AF0000000000AA
-:04A3B00000000000A9
-:04A3B10000000000A8
-:04A3B20000000000A7
-:04A3B30000000000A6
-:04A3B40000000000A5
-:04A3B50000000000A4
-:04A3B60000000000A3
-:04A3B70000000000A2
-:04A3B80000000000A1
-:04A3B90000000000A0
-:04A3BA00000000009F
-:04A3BB00000000009E
-:04A3BC00000000009D
-:04A3BD00000000009C
-:04A3BE00000000009B
-:04A3BF00000000009A
-:04A3C0000000000099
-:04A3C1000000000098
-:04A3C2000000000097
-:04A3C3000000000096
-:04A3C4000000000095
-:04A3C5000000000094
-:04A3C6000000000093
-:04A3C7000000000092
-:04A3C8000000000091
-:04A3C9000000000090
-:04A3CA00000000008F
-:04A3CB00000000008E
-:04A3CC00000000008D
-:04A3CD00000000008C
-:04A3CE00000000008B
-:04A3CF00000000008A
-:04A3D0000000000089
-:04A3D1000000000088
-:04A3D2000000000087
-:04A3D3000000000086
-:04A3D4000000000085
-:04A3D5000000000084
-:04A3D6000000000083
-:04A3D7000000000082
-:04A3D8000000000081
-:04A3D9000000000080
-:04A3DA00000000007F
-:04A3DB00000000007E
-:04A3DC00000000007D
-:04A3DD00000000007C
-:04A3DE00000000007B
-:04A3DF00000000007A
-:04A3E0000000000079
-:04A3E1000000000078
-:04A3E2000000000077
-:04A3E3000000000076
-:04A3E4000000000075
-:04A3E5000000000074
-:04A3E6000000000073
-:04A3E7000000000072
-:04A3E8000000000071
-:04A3E9000000000070
-:04A3EA00000000006F
-:04A3EB00000000006E
-:04A3EC00000000006D
-:04A3ED00000000006C
-:04A3EE00000000006B
-:04A3EF00000000006A
-:04A3F0000000000069
-:04A3F1000000000068
-:04A3F2000000000067
-:04A3F3000000000066
-:04A3F4000000000065
-:04A3F5000000000064
-:04A3F6000000000063
-:04A3F7000000000062
-:04A3F8000000000061
-:04A3F9000000000060
-:04A3FA00000000005F
-:04A3FB00000000005E
-:04A3FC00000000005D
-:04A3FD00000000005C
-:04A3FE00000000005B
-:04A3FF00000000005A
-:04A400000000000058
-:04A401000000000057
-:04A402000000000056
-:04A403000000000055
-:04A404000000000054
-:04A405000000000053
-:04A406000000000052
-:04A407000000000051
-:04A408000000000050
-:04A40900000000004F
-:04A40A00000000004E
-:04A40B00000000004D
-:04A40C00000000004C
-:04A40D00000000004B
-:04A40E00000000004A
-:04A40F000000000049
-:04A410000000000048
-:04A411000000000047
-:04A412000000000046
-:04A413000000000045
-:04A414000000000044
-:04A415000000000043
-:04A416000000000042
-:04A417000000000041
-:04A418000000000040
-:04A41900000000003F
-:04A41A00000000003E
-:04A41B00000000003D
-:04A41C00000000003C
-:04A41D00000000003B
-:04A41E00000000003A
-:04A41F000000000039
-:04A420000000000038
-:04A421000000000037
-:04A422000000000036
-:04A423000000000035
-:04A424000000000034
-:04A425000000000033
-:04A426000000000032
-:04A427000000000031
-:04A428000000000030
-:04A42900000000002F
-:04A42A00000000002E
-:04A42B00000000002D
-:04A42C00000000002C
-:04A42D00000000002B
-:04A42E00000000002A
-:04A42F000000000029
-:04A430000000000028
-:04A431000000000027
-:04A432000000000026
-:04A433000000000025
-:04A434000000000024
-:04A435000000000023
-:04A436000000000022
-:04A437000000000021
-:04A438000000000020
-:04A43900000000001F
-:04A43A00000000001E
-:04A43B00000000001D
-:04A43C00000000001C
-:04A43D00000000001B
-:04A43E00000000001A
-:04A43F000000000019
-:04A440000000000018
-:04A441000000000017
-:04A442000000000016
-:04A443000000000015
-:04A444000000000014
-:04A445000000000013
-:04A446000000000012
-:04A447000000000011
-:04A448000000000010
-:04A44900000000000F
-:04A44A00000000000E
-:04A44B00000000000D
-:04A44C00000000000C
-:04A44D00000000000B
-:04A44E00000000000A
-:04A44F000000000009
-:04A450000000000008
-:04A451000000000007
-:04A452000000000006
-:04A453000000000005
-:04A454000000000004
-:04A455000000000003
-:04A456000000000002
-:04A457000000000001
-:04A458000000000000
-:04A4590000000000FF
-:04A45A0000000000FE
-:04A45B0000000000FD
-:04A45C0000000000FC
-:04A45D0000000000FB
-:04A45E0000000000FA
-:04A45F0000000000F9
-:04A4600000000000F8
-:04A4610000000000F7
-:04A4620000000000F6
-:04A4630000000000F5
-:04A4640000000000F4
-:04A4650000000000F3
-:04A4660000000000F2
-:04A4670000000000F1
-:04A4680000000000F0
-:04A4690000000000EF
-:04A46A0000000000EE
-:04A46B0000000000ED
-:04A46C0000000000EC
-:04A46D0000000000EB
-:04A46E0000000000EA
-:04A46F0000000000E9
-:04A4700000000000E8
-:04A4710000000000E7
-:04A4720000000000E6
-:04A4730000000000E5
-:04A4740000000000E4
-:04A4750000000000E3
-:04A4760000000000E2
-:04A4770000000000E1
-:04A4780000000000E0
-:04A4790000000000DF
-:04A47A0000000000DE
-:04A47B0000000000DD
-:04A47C0000000000DC
-:04A47D0000000000DB
-:04A47E0000000000DA
-:04A47F0000000000D9
-:04A4800000000000D8
-:04A4810000000000D7
-:04A4820000000000D6
-:04A4830000000000D5
-:04A4840000000000D4
-:04A4850000000000D3
-:04A4860000000000D2
-:04A4870000000000D1
-:04A4880000000000D0
-:04A4890000000000CF
-:04A48A0000000000CE
-:04A48B0000000000CD
-:04A48C0000000000CC
-:04A48D0000000000CB
-:04A48E0000000000CA
-:04A48F0000000000C9
-:04A4900000000000C8
-:04A4910000000000C7
-:04A4920000000000C6
-:04A4930000000000C5
-:04A4940000000000C4
-:04A4950000000000C3
-:04A4960000000000C2
-:04A4970000000000C1
-:04A4980000000000C0
-:04A4990000000000BF
-:04A49A0000000000BE
-:04A49B0000000000BD
-:04A49C0000000000BC
-:04A49D0000000000BB
-:04A49E0000000000BA
-:04A49F0000000000B9
-:04A4A00000000000B8
-:04A4A10000000000B7
-:04A4A20000000000B6
-:04A4A30000000000B5
-:04A4A40000000000B4
-:04A4A50000000000B3
-:04A4A60000000000B2
-:04A4A70000000000B1
-:04A4A80000000000B0
-:04A4A90000000000AF
-:04A4AA0000000000AE
-:04A4AB0000000000AD
-:04A4AC0000000000AC
-:04A4AD0000000000AB
-:04A4AE0000000000AA
-:04A4AF0000000000A9
-:04A4B00000000000A8
-:04A4B10000000000A7
-:04A4B20000000000A6
-:04A4B30000000000A5
-:04A4B40000000000A4
-:04A4B50000000000A3
-:04A4B60000000000A2
-:04A4B70000000000A1
-:04A4B80000000000A0
-:04A4B900000000009F
-:04A4BA00000000009E
-:04A4BB00000000009D
-:04A4BC00000000009C
-:04A4BD00000000009B
-:04A4BE00000000009A
-:04A4BF000000000099
-:04A4C0000000000098
-:04A4C1000000000097
-:04A4C2000000000096
-:04A4C3000000000095
-:04A4C4000000000094
-:04A4C5000000000093
-:04A4C6000000000092
-:04A4C7000000000091
-:04A4C8000000000090
-:04A4C900000000008F
-:04A4CA00000000008E
-:04A4CB00000000008D
-:04A4CC00000000008C
-:04A4CD00000000008B
-:04A4CE00000000008A
-:04A4CF000000000089
-:04A4D0000000000088
-:04A4D1000000000087
-:04A4D2000000000086
-:04A4D3000000000085
-:04A4D4000000000084
-:04A4D5000000000083
-:04A4D6000000000082
-:04A4D7000000000081
-:04A4D8000000000080
-:04A4D900000000007F
-:04A4DA00000000007E
-:04A4DB00000000007D
-:04A4DC00000000007C
-:04A4DD00000000007B
-:04A4DE00000000007A
-:04A4DF000000000079
-:04A4E0000000000078
-:04A4E1000000000077
-:04A4E2000000000076
-:04A4E3000000000075
-:04A4E4000000000074
-:04A4E5000000000073
-:04A4E6000000000072
-:04A4E7000000000071
-:04A4E8000000000070
-:04A4E900000000006F
-:04A4EA00000000006E
-:04A4EB00000000006D
-:04A4EC00000000006C
-:04A4ED00000000006B
-:04A4EE00000000006A
-:04A4EF000000000069
-:04A4F0000000000068
-:04A4F1000000000067
-:04A4F2000000000066
-:04A4F3000000000065
-:04A4F4000000000064
-:04A4F5000000000063
-:04A4F6000000000062
-:04A4F7000000000061
-:04A4F8000000000060
-:04A4F900000000005F
-:04A4FA00000000005E
-:04A4FB00000000005D
-:04A4FC00000000005C
-:04A4FD00000000005B
-:04A4FE00000000005A
-:04A4FF000000000059
-:04A500000000000057
-:04A501000000000056
-:04A502000000000055
-:04A503000000000054
-:04A504000000000053
-:04A505000000000052
-:04A506000000000051
-:04A507000000000050
-:04A50800000000004F
-:04A50900000000004E
-:04A50A00000000004D
-:04A50B00000000004C
-:04A50C00000000004B
-:04A50D00000000004A
-:04A50E000000000049
-:04A50F000000000048
-:04A510000000000047
-:04A511000000000046
-:04A512000000000045
-:04A513000000000044
-:04A514000000000043
-:04A515000000000042
-:04A516000000000041
-:04A517000000000040
-:04A51800000000003F
-:04A51900000000003E
-:04A51A00000000003D
-:04A51B00000000003C
-:04A51C00000000003B
-:04A51D00000000003A
-:04A51E000000000039
-:04A51F000000000038
-:04A520000000000037
-:04A521000000000036
-:04A522000000000035
-:04A523000000000034
-:04A524000000000033
-:04A525000000000032
-:04A526000000000031
-:04A527000000000030
-:04A52800000000002F
-:04A52900000000002E
-:04A52A00000000002D
-:04A52B00000000002C
-:04A52C00000000002B
-:04A52D00000000002A
-:04A52E000000000029
-:04A52F000000000028
-:04A530000000000027
-:04A531000000000026
-:04A532000000000025
-:04A533000000000024
-:04A534000000000023
-:04A535000000000022
-:04A536000000000021
-:04A537000000000020
-:04A53800000000001F
-:04A53900000000001E
-:04A53A00000000001D
-:04A53B00000000001C
-:04A53C00000000001B
-:04A53D00000000001A
-:04A53E000000000019
-:04A53F000000000018
-:04A540000000000017
-:04A541000000000016
-:04A542000000000015
-:04A543000000000014
-:04A544000000000013
-:04A545000000000012
-:04A546000000000011
-:04A547000000000010
-:04A54800000000000F
-:04A54900000000000E
-:04A54A00000000000D
-:04A54B00000000000C
-:04A54C00000000000B
-:04A54D00000000000A
-:04A54E000000000009
-:04A54F000000000008
-:04A550000000000007
-:04A551000000000006
-:04A552000000000005
-:04A553000000000004
-:04A554000000000003
-:04A555000000000002
-:04A556000000000001
-:04A557000000000000
-:04A5580000000000FF
-:04A5590000000000FE
-:04A55A0000000000FD
-:04A55B0000000000FC
-:04A55C0000000000FB
-:04A55D0000000000FA
-:04A55E0000000000F9
-:04A55F0000000000F8
-:04A5600000000000F7
-:04A5610000000000F6
-:04A5620000000000F5
-:04A5630000000000F4
-:04A5640000000000F3
-:04A5650000000000F2
-:04A5660000000000F1
-:04A5670000000000F0
-:04A5680000000000EF
-:04A5690000000000EE
-:04A56A0000000000ED
-:04A56B0000000000EC
-:04A56C0000000000EB
-:04A56D0000000000EA
-:04A56E0000000000E9
-:04A56F0000000000E8
-:04A5700000000000E7
-:04A5710000000000E6
-:04A5720000000000E5
-:04A5730000000000E4
-:04A5740000000000E3
-:04A5750000000000E2
-:04A5760000000000E1
-:04A5770000000000E0
-:04A5780000000000DF
-:04A5790000000000DE
-:04A57A0000000000DD
-:04A57B0000000000DC
-:04A57C0000000000DB
-:04A57D0000000000DA
-:04A57E0000000000D9
-:04A57F0000000000D8
-:04A5800000000000D7
-:04A5810000000000D6
-:04A5820000000000D5
-:04A5830000000000D4
-:04A5840000000000D3
-:04A5850000000000D2
-:04A5860000000000D1
-:04A5870000000000D0
-:04A5880000000000CF
-:04A5890000000000CE
-:04A58A0000000000CD
-:04A58B0000000000CC
-:04A58C0000000000CB
-:04A58D0000000000CA
-:04A58E0000000000C9
-:04A58F0000000000C8
-:04A5900000000000C7
-:04A5910000000000C6
-:04A5920000000000C5
-:04A5930000000000C4
-:04A5940000000000C3
-:04A5950000000000C2
-:04A5960000000000C1
-:04A5970000000000C0
-:04A5980000000000BF
-:04A5990000000000BE
-:04A59A0000000000BD
-:04A59B0000000000BC
-:04A59C0000000000BB
-:04A59D0000000000BA
-:04A59E0000000000B9
-:04A59F0000000000B8
-:04A5A00000000000B7
-:04A5A10000000000B6
-:04A5A20000000000B5
-:04A5A30000000000B4
-:04A5A40000000000B3
-:04A5A50000000000B2
-:04A5A60000000000B1
-:04A5A70000000000B0
-:04A5A80000000000AF
-:04A5A90000000000AE
-:04A5AA0000000000AD
-:04A5AB0000000000AC
-:04A5AC0000000000AB
-:04A5AD0000000000AA
-:04A5AE0000000000A9
-:04A5AF0000000000A8
-:04A5B00000000000A7
-:04A5B10000000000A6
-:04A5B20000000000A5
-:04A5B30000000000A4
-:04A5B40000000000A3
-:04A5B50000000000A2
-:04A5B60000000000A1
-:04A5B70000000000A0
-:04A5B800000000009F
-:04A5B900000000009E
-:04A5BA00000000009D
-:04A5BB00000000009C
-:04A5BC00000000009B
-:04A5BD00000000009A
-:04A5BE000000000099
-:04A5BF000000000098
-:04A5C0000000000097
-:04A5C1000000000096
-:04A5C2000000000095
-:04A5C3000000000094
-:04A5C4000000000093
-:04A5C5000000000092
-:04A5C6000000000091
-:04A5C7000000000090
-:04A5C800000000008F
-:04A5C900000000008E
-:04A5CA00000000008D
-:04A5CB00000000008C
-:04A5CC00000000008B
-:04A5CD00000000008A
-:04A5CE000000000089
-:04A5CF000000000088
-:04A5D0000000000087
-:04A5D1000000000086
-:04A5D2000000000085
-:04A5D3000000000084
-:04A5D4000000000083
-:04A5D5000000000082
-:04A5D6000000000081
-:04A5D7000000000080
-:04A5D800000000007F
-:04A5D900000000007E
-:04A5DA00000000007D
-:04A5DB00000000007C
-:04A5DC00000000007B
-:04A5DD00000000007A
-:04A5DE000000000079
-:04A5DF000000000078
-:04A5E0000000000077
-:04A5E1000000000076
-:04A5E2000000000075
-:04A5E3000000000074
-:04A5E4000000000073
-:04A5E5000000000072
-:04A5E6000000000071
-:04A5E7000000000070
-:04A5E800000000006F
-:04A5E900000000006E
-:04A5EA00000000006D
-:04A5EB00000000006C
-:04A5EC00000000006B
-:04A5ED00000000006A
-:04A5EE000000000069
-:04A5EF000000000068
-:04A5F0000000000067
-:04A5F1000000000066
-:04A5F2000000000065
-:04A5F3000000000064
-:04A5F4000000000063
-:04A5F5000000000062
-:04A5F6000000000061
-:04A5F7000000000060
-:04A5F800000000005F
-:04A5F900000000005E
-:04A5FA00000000005D
-:04A5FB00000000005C
-:04A5FC00000000005B
-:04A5FD00000000005A
-:04A5FE000000000059
-:04A5FF000000000058
-:04A600000000000056
-:04A601000000000055
-:04A602000000000054
-:04A603000000000053
-:04A604000000000052
-:04A605000000000051
-:04A606000000000050
-:04A60700000000004F
-:04A60800000000004E
-:04A60900000000004D
-:04A60A00000000004C
-:04A60B00000000004B
-:04A60C00000000004A
-:04A60D000000000049
-:04A60E000000000048
-:04A60F000000000047
-:04A610000000000046
-:04A611000000000045
-:04A612000000000044
-:04A613000000000043
-:04A614000000000042
-:04A615000000000041
-:04A616000000000040
-:04A61700000000003F
-:04A61800000000003E
-:04A61900000000003D
-:04A61A00000000003C
-:04A61B00000000003B
-:04A61C00000000003A
-:04A61D000000000039
-:04A61E000000000038
-:04A61F000000000037
-:04A620000000000036
-:04A621000000000035
-:04A622000000000034
-:04A623000000000033
-:04A624000000000032
-:04A625000000000031
-:04A626000000000030
-:04A62700000000002F
-:04A62800000000002E
-:04A62900000000002D
-:04A62A00000000002C
-:04A62B00000000002B
-:04A62C00000000002A
-:04A62D000000000029
-:04A62E000000000028
-:04A62F000000000027
-:04A630000000000026
-:04A631000000000025
-:04A632000000000024
-:04A633000000000023
-:04A634000000000022
-:04A635000000000021
-:04A636000000000020
-:04A63700000000001F
-:04A63800000000001E
-:04A63900000000001D
-:04A63A00000000001C
-:04A63B00000000001B
-:04A63C00000000001A
-:04A63D000000000019
-:04A63E000000000018
-:04A63F000000000017
-:04A640000000000016
-:04A641000000000015
-:04A642000000000014
-:04A643000000000013
-:04A644000000000012
-:04A645000000000011
-:04A646000000000010
-:04A64700000000000F
-:04A64800000000000E
-:04A64900000000000D
-:04A64A00000000000C
-:04A64B00000000000B
-:04A64C00000000000A
-:04A64D000000000009
-:04A64E000000000008
-:04A64F000000000007
-:04A650000000000006
-:04A651000000000005
-:04A652000000000004
-:04A653000000000003
-:04A654000000000002
-:04A655000000000001
-:04A656000000000000
-:04A6570000000000FF
-:04A6580000000000FE
-:04A6590000000000FD
-:04A65A0000000000FC
-:04A65B0000000000FB
-:04A65C0000000000FA
-:04A65D0000000000F9
-:04A65E0000000000F8
-:04A65F0000000000F7
-:04A6600000000000F6
-:04A6610000000000F5
-:04A6620000000000F4
-:04A6630000000000F3
-:04A6640000000000F2
-:04A6650000000000F1
-:04A6660000000000F0
-:04A6670000000000EF
-:04A6680000000000EE
-:04A6690000000000ED
-:04A66A0000000000EC
-:04A66B0000000000EB
-:04A66C0000000000EA
-:04A66D0000000000E9
-:04A66E0000000000E8
-:04A66F0000000000E7
-:04A6700000000000E6
-:04A6710000000000E5
-:04A6720000000000E4
-:04A6730000000000E3
-:04A6740000000000E2
-:04A6750000000000E1
-:04A6760000000000E0
-:04A6770000000000DF
-:04A6780000000000DE
-:04A6790000000000DD
-:04A67A0000000000DC
-:04A67B0000000000DB
-:04A67C0000000000DA
-:04A67D0000000000D9
-:04A67E0000000000D8
-:04A67F0000000000D7
-:04A6800000000000D6
-:04A6810000000000D5
-:04A6820000000000D4
-:04A6830000000000D3
-:04A6840000000000D2
-:04A6850000000000D1
-:04A6860000000000D0
-:04A6870000000000CF
-:04A6880000000000CE
-:04A6890000000000CD
-:04A68A0000000000CC
-:04A68B0000000000CB
-:04A68C0000000000CA
-:04A68D0000000000C9
-:04A68E0000000000C8
-:04A68F0000000000C7
-:04A6900000000000C6
-:04A6910000000000C5
-:04A6920000000000C4
-:04A6930000000000C3
-:04A6940000000000C2
-:04A6950000000000C1
-:04A6960000000000C0
-:04A6970000000000BF
-:04A6980000000000BE
-:04A6990000000000BD
-:04A69A0000000000BC
-:04A69B0000000000BB
-:04A69C0000000000BA
-:04A69D0000000000B9
-:04A69E0000000000B8
-:04A69F0000000000B7
-:04A6A00000000000B6
-:04A6A10000000000B5
-:04A6A20000000000B4
-:04A6A30000000000B3
-:04A6A40000000000B2
-:04A6A50000000000B1
-:04A6A60000000000B0
-:04A6A70000000000AF
-:04A6A80000000000AE
-:04A6A90000000000AD
-:04A6AA0000000000AC
-:04A6AB0000000000AB
-:04A6AC0000000000AA
-:04A6AD0000000000A9
-:04A6AE0000000000A8
-:04A6AF0000000000A7
-:04A6B00000000000A6
-:04A6B10000000000A5
-:04A6B20000000000A4
-:04A6B30000000000A3
-:04A6B40000000000A2
-:04A6B50000000000A1
-:04A6B60000000000A0
-:04A6B700000000009F
-:04A6B800000000009E
-:04A6B900000000009D
-:04A6BA00000000009C
-:04A6BB00000000009B
-:04A6BC00000000009A
-:04A6BD000000000099
-:04A6BE000000000098
-:04A6BF000000000097
-:04A6C0000000000096
-:04A6C1000000000095
-:04A6C2000000000094
-:04A6C3000000000093
-:04A6C4000000000092
-:04A6C5000000000091
-:04A6C6000000000090
-:04A6C700000000008F
-:04A6C800000000008E
-:04A6C900000000008D
-:04A6CA00000000008C
-:04A6CB00000000008B
-:04A6CC00000000008A
-:04A6CD000000000089
-:04A6CE000000000088
-:04A6CF000000000087
-:04A6D0000000000086
-:04A6D1000000000085
-:04A6D2000000000084
-:04A6D3000000000083
-:04A6D4000000000082
-:04A6D5000000000081
-:04A6D6000000000080
-:04A6D700000000007F
-:04A6D800000000007E
-:04A6D900000000007D
-:04A6DA00000000007C
-:04A6DB00000000007B
-:04A6DC00000000007A
-:04A6DD000000000079
-:04A6DE000000000078
-:04A6DF000000000077
-:04A6E0000000000076
-:04A6E1000000000075
-:04A6E2000000000074
-:04A6E3000000000073
-:04A6E4000000000072
-:04A6E5000000000071
-:04A6E6000000000070
-:04A6E700000000006F
-:04A6E800000000006E
-:04A6E900000000006D
-:04A6EA00000000006C
-:04A6EB00000000006B
-:04A6EC00000000006A
-:04A6ED000000000069
-:04A6EE000000000068
-:04A6EF000000000067
-:04A6F0000000000066
-:04A6F1000000000065
-:04A6F2000000000064
-:04A6F3000000000063
-:04A6F4000000000062
-:04A6F5000000000061
-:04A6F6000000000060
-:04A6F700000000005F
-:04A6F800000000005E
-:04A6F900000000005D
-:04A6FA00000000005C
-:04A6FB00000000005B
-:04A6FC00000000005A
-:04A6FD000000000059
-:04A6FE000000000058
-:04A6FF000000000057
-:04A700000000000055
-:04A701000000000054
-:04A702000000000053
-:04A703000000000052
-:04A704000000000051
-:04A705000000000050
-:04A70600000000004F
-:04A70700000000004E
-:04A70800000000004D
-:04A70900000000004C
-:04A70A00000000004B
-:04A70B00000000004A
-:04A70C000000000049
-:04A70D000000000048
-:04A70E000000000047
-:04A70F000000000046
-:04A710000000000045
-:04A711000000000044
-:04A712000000000043
-:04A713000000000042
-:04A714000000000041
-:04A715000000000040
-:04A71600000000003F
-:04A71700000000003E
-:04A71800000000003D
-:04A71900000000003C
-:04A71A00000000003B
-:04A71B00000000003A
-:04A71C000000000039
-:04A71D000000000038
-:04A71E000000000037
-:04A71F000000000036
-:04A720000000000035
-:04A721000000000034
-:04A722000000000033
-:04A723000000000032
-:04A724000000000031
-:04A725000000000030
-:04A72600000000002F
-:04A72700000000002E
-:04A72800000000002D
-:04A72900000000002C
-:04A72A00000000002B
-:04A72B00000000002A
-:04A72C000000000029
-:04A72D000000000028
-:04A72E000000000027
-:04A72F000000000026
-:04A730000000000025
-:04A731000000000024
-:04A732000000000023
-:04A733000000000022
-:04A734000000000021
-:04A735000000000020
-:04A73600000000001F
-:04A73700000000001E
-:04A73800000000001D
-:04A73900000000001C
-:04A73A00000000001B
-:04A73B00000000001A
-:04A73C000000000019
-:04A73D000000000018
-:04A73E000000000017
-:04A73F000000000016
-:04A740000000000015
-:04A741000000000014
-:04A742000000000013
-:04A743000000000012
-:04A744000000000011
-:04A745000000000010
-:04A74600000000000F
-:04A74700000000000E
-:04A74800000000000D
-:04A74900000000000C
-:04A74A00000000000B
-:04A74B00000000000A
-:04A74C000000000009
-:04A74D000000000008
-:04A74E000000000007
-:04A74F000000000006
-:04A750000000000005
-:04A751000000000004
-:04A752000000000003
-:04A753000000000002
-:04A754000000000001
-:04A755000000000000
-:04A7560000000000FF
-:04A7570000000000FE
-:04A7580000000000FD
-:04A7590000000000FC
-:04A75A0000000000FB
-:04A75B0000000000FA
-:04A75C0000000000F9
-:04A75D0000000000F8
-:04A75E0000000000F7
-:04A75F0000000000F6
-:04A7600000000000F5
-:04A7610000000000F4
-:04A7620000000000F3
-:04A7630000000000F2
-:04A7640000000000F1
-:04A7650000000000F0
-:04A7660000000000EF
-:04A7670000000000EE
-:04A7680000000000ED
-:04A7690000000000EC
-:04A76A0000000000EB
-:04A76B0000000000EA
-:04A76C0000000000E9
-:04A76D0000000000E8
-:04A76E0000000000E7
-:04A76F0000000000E6
-:04A7700000000000E5
-:04A7710000000000E4
-:04A7720000000000E3
-:04A7730000000000E2
-:04A7740000000000E1
-:04A7750000000000E0
-:04A7760000000000DF
-:04A7770000000000DE
-:04A7780000000000DD
-:04A7790000000000DC
-:04A77A0000000000DB
-:04A77B0000000000DA
-:04A77C0000000000D9
-:04A77D0000000000D8
-:04A77E0000000000D7
-:04A77F0000000000D6
-:04A7800000000000D5
-:04A7810000000000D4
-:04A7820000000000D3
-:04A7830000000000D2
-:04A7840000000000D1
-:04A7850000000000D0
-:04A7860000000000CF
-:04A7870000000000CE
-:04A7880000000000CD
-:04A7890000000000CC
-:04A78A0000000000CB
-:04A78B0000000000CA
-:04A78C0000000000C9
-:04A78D0000000000C8
-:04A78E0000000000C7
-:04A78F0000000000C6
-:04A7900000000000C5
-:04A7910000000000C4
-:04A7920000000000C3
-:04A7930000000000C2
-:04A7940000000000C1
-:04A7950000000000C0
-:04A7960000000000BF
-:04A7970000000000BE
-:04A7980000000000BD
-:04A7990000000000BC
-:04A79A0000000000BB
-:04A79B0000000000BA
-:04A79C0000000000B9
-:04A79D0000000000B8
-:04A79E0000000000B7
-:04A79F0000000000B6
-:04A7A00000000000B5
-:04A7A10000000000B4
-:04A7A20000000000B3
-:04A7A30000000000B2
-:04A7A40000000000B1
-:04A7A50000000000B0
-:04A7A60000000000AF
-:04A7A70000000000AE
-:04A7A80000000000AD
-:04A7A90000000000AC
-:04A7AA0000000000AB
-:04A7AB0000000000AA
-:04A7AC0000000000A9
-:04A7AD0000000000A8
-:04A7AE0000000000A7
-:04A7AF0000000000A6
-:04A7B00000000000A5
-:04A7B10000000000A4
-:04A7B20000000000A3
-:04A7B30000000000A2
-:04A7B40000000000A1
-:04A7B50000000000A0
-:04A7B600000000009F
-:04A7B700000000009E
-:04A7B800000000009D
-:04A7B900000000009C
-:04A7BA00000000009B
-:04A7BB00000000009A
-:04A7BC000000000099
-:04A7BD000000000098
-:04A7BE000000000097
-:04A7BF000000000096
-:04A7C0000000000095
-:04A7C1000000000094
-:04A7C2000000000093
-:04A7C3000000000092
-:04A7C4000000000091
-:04A7C5000000000090
-:04A7C600000000008F
-:04A7C700000000008E
-:04A7C800000000008D
-:04A7C900000000008C
-:04A7CA00000000008B
-:04A7CB00000000008A
-:04A7CC000000000089
-:04A7CD000000000088
-:04A7CE000000000087
-:04A7CF000000000086
-:04A7D0000000000085
-:04A7D1000000000084
-:04A7D2000000000083
-:04A7D3000000000082
-:04A7D4000000000081
-:04A7D5000000000080
-:04A7D600000000007F
-:04A7D700000000007E
-:04A7D800000000007D
-:04A7D900000000007C
-:04A7DA00000000007B
-:04A7DB00000000007A
-:04A7DC000000000079
-:04A7DD000000000078
-:04A7DE000000000077
-:04A7DF000000000076
-:04A7E0000000000075
-:04A7E1000000000074
-:04A7E2000000000073
-:04A7E3000000000072
-:04A7E4000000000071
-:04A7E5000000000070
-:04A7E600000000006F
-:04A7E700000000006E
-:04A7E800000000006D
-:04A7E900000000006C
-:04A7EA00000000006B
-:04A7EB00000000006A
-:04A7EC000000000069
-:04A7ED000000000068
-:04A7EE000000000067
-:04A7EF000000000066
-:04A7F0000000000065
-:04A7F1000000000064
-:04A7F2000000000063
-:04A7F3000000000062
-:04A7F4000000000061
-:04A7F5000000000060
-:04A7F600000000005F
-:04A7F700000000005E
-:04A7F800000000005D
-:04A7F900000000005C
-:04A7FA00000000005B
-:04A7FB00000000005A
-:04A7FC000000000059
-:04A7FD000000000058
-:04A7FE000000000057
-:04A7FF000000000056
-:04A800000000000054
-:04A801000000000053
-:04A802000000000052
-:04A803000000000051
-:04A804000000000050
-:04A80500000000004F
-:04A80600000000004E
-:04A80700000000004D
-:04A80800000000004C
-:04A80900000000004B
-:04A80A00000000004A
-:04A80B000000000049
-:04A80C000000000048
-:04A80D000000000047
-:04A80E000000000046
-:04A80F000000000045
-:04A810000000000044
-:04A811000000000043
-:04A812000000000042
-:04A813000000000041
-:04A814000000000040
-:04A81500000000003F
-:04A81600000000003E
-:04A81700000000003D
-:04A81800000000003C
-:04A81900000000003B
-:04A81A00000000003A
-:04A81B000000000039
-:04A81C000000000038
-:04A81D000000000037
-:04A81E000000000036
-:04A81F000000000035
-:04A820000000000034
-:04A821000000000033
-:04A822000000000032
-:04A823000000000031
-:04A824000000000030
-:04A82500000000002F
-:04A82600000000002E
-:04A82700000000002D
-:04A82800000000002C
-:04A82900000000002B
-:04A82A00000000002A
-:04A82B000000000029
-:04A82C000000000028
-:04A82D000000000027
-:04A82E000000000026
-:04A82F000000000025
-:04A830000000000024
-:04A831000000000023
-:04A832000000000022
-:04A833000000000021
-:04A834000000000020
-:04A83500000000001F
-:04A83600000000001E
-:04A83700000000001D
-:04A83800000000001C
-:04A83900000000001B
-:04A83A00000000001A
-:04A83B000000000019
-:04A83C000000000018
-:04A83D000000000017
-:04A83E000000000016
-:04A83F000000000015
-:04A840000000000014
-:04A841000000000013
-:04A842000000000012
-:04A843000000000011
-:04A844000000000010
-:04A84500000000000F
-:04A84600000000000E
-:04A84700000000000D
-:04A84800000000000C
-:04A84900000000000B
-:04A84A00000000000A
-:04A84B000000000009
-:04A84C000000000008
-:04A84D000000000007
-:04A84E000000000006
-:04A84F000000000005
-:04A850000000000004
-:04A851000000000003
-:04A852000000000002
-:04A853000000000001
-:04A854000000000000
-:04A8550000000000FF
-:04A8560000000000FE
-:04A8570000000000FD
-:04A8580000000000FC
-:04A8590000000000FB
-:04A85A0000000000FA
-:04A85B0000000000F9
-:04A85C0000000000F8
-:04A85D0000000000F7
-:04A85E0000000000F6
-:04A85F0000000000F5
-:04A8600000000000F4
-:04A8610000000000F3
-:04A8620000000000F2
-:04A8630000000000F1
-:04A8640000000000F0
-:04A8650000000000EF
-:04A8660000000000EE
-:04A8670000000000ED
-:04A8680000000000EC
-:04A8690000000000EB
-:04A86A0000000000EA
-:04A86B0000000000E9
-:04A86C0000000000E8
-:04A86D0000000000E7
-:04A86E0000000000E6
-:04A86F0000000000E5
-:04A8700000000000E4
-:04A8710000000000E3
-:04A8720000000000E2
-:04A8730000000000E1
-:04A8740000000000E0
-:04A8750000000000DF
-:04A8760000000000DE
-:04A8770000000000DD
-:04A8780000000000DC
-:04A8790000000000DB
-:04A87A0000000000DA
-:04A87B0000000000D9
-:04A87C0000000000D8
-:04A87D0000000000D7
-:04A87E0000000000D6
-:04A87F0000000000D5
-:04A8800000000000D4
-:04A8810000000000D3
-:04A8820000000000D2
-:04A8830000000000D1
-:04A8840000000000D0
-:04A8850000000000CF
-:04A8860000000000CE
-:04A8870000000000CD
-:04A8880000000000CC
-:04A8890000000000CB
-:04A88A0000000000CA
-:04A88B0000000000C9
-:04A88C0000000000C8
-:04A88D0000000000C7
-:04A88E0000000000C6
-:04A88F0000000000C5
-:04A8900000000000C4
-:04A8910000000000C3
-:04A8920000000000C2
-:04A8930000000000C1
-:04A8940000000000C0
-:04A8950000000000BF
-:04A8960000000000BE
-:04A8970000000000BD
-:04A8980000000000BC
-:04A8990000000000BB
-:04A89A0000000000BA
-:04A89B0000000000B9
-:04A89C0000000000B8
-:04A89D0000000000B7
-:04A89E0000000000B6
-:04A89F0000000000B5
-:04A8A00000000000B4
-:04A8A10000000000B3
-:04A8A20000000000B2
-:04A8A30000000000B1
-:04A8A40000000000B0
-:04A8A50000000000AF
-:04A8A60000000000AE
-:04A8A70000000000AD
-:04A8A80000000000AC
-:04A8A90000000000AB
-:04A8AA0000000000AA
-:04A8AB0000000000A9
-:04A8AC0000000000A8
-:04A8AD0000000000A7
-:04A8AE0000000000A6
-:04A8AF0000000000A5
-:04A8B00000000000A4
-:04A8B10000000000A3
-:04A8B20000000000A2
-:04A8B30000000000A1
-:04A8B40000000000A0
-:04A8B500000000009F
-:04A8B600000000009E
-:04A8B700000000009D
-:04A8B800000000009C
-:04A8B900000000009B
-:04A8BA00000000009A
-:04A8BB000000000099
-:04A8BC000000000098
-:04A8BD000000000097
-:04A8BE000000000096
-:04A8BF000000000095
-:04A8C0000000000094
-:04A8C1000000000093
-:04A8C2000000000092
-:04A8C3000000000091
-:04A8C4000000000090
-:04A8C500000000008F
-:04A8C600000000008E
-:04A8C700000000008D
-:04A8C800000000008C
-:04A8C900000000008B
-:04A8CA00000000008A
-:04A8CB000000000089
-:04A8CC000000000088
-:04A8CD000000000087
-:04A8CE000000000086
-:04A8CF000000000085
-:04A8D0000000000084
-:04A8D1000000000083
-:04A8D2000000000082
-:04A8D3000000000081
-:04A8D4000000000080
-:04A8D500000000007F
-:04A8D600000000007E
-:04A8D700000000007D
-:04A8D800000000007C
-:04A8D900000000007B
-:04A8DA00000000007A
-:04A8DB000000000079
-:04A8DC000000000078
-:04A8DD000000000077
-:04A8DE000000000076
-:04A8DF000000000075
-:04A8E0000000000074
-:04A8E1000000000073
-:04A8E2000000000072
-:04A8E3000000000071
-:04A8E4000000000070
-:04A8E500000000006F
-:04A8E600000000006E
-:04A8E700000000006D
-:04A8E800000000006C
-:04A8E900000000006B
-:04A8EA00000000006A
-:04A8EB000000000069
-:04A8EC000000000068
-:04A8ED000000000067
-:04A8EE000000000066
-:04A8EF000000000065
-:04A8F0000000000064
-:04A8F1000000000063
-:04A8F2000000000062
-:04A8F3000000000061
-:04A8F4000000000060
-:04A8F500000000005F
-:04A8F600000000005E
-:04A8F700000000005D
-:04A8F800000000005C
-:04A8F900000000005B
-:04A8FA00000000005A
-:04A8FB000000000059
-:04A8FC000000000058
-:04A8FD000000000057
-:04A8FE000000000056
-:04A8FF000000000055
-:04A900000000000053
-:04A901000000000052
-:04A902000000000051
-:04A903000000000050
-:04A90400000000004F
-:04A90500000000004E
-:04A90600000000004D
-:04A90700000000004C
-:04A90800000000004B
-:04A90900000000004A
-:04A90A000000000049
-:04A90B000000000048
-:04A90C000000000047
-:04A90D000000000046
-:04A90E000000000045
-:04A90F000000000044
-:04A910000000000043
-:04A911000000000042
-:04A912000000000041
-:04A913000000000040
-:04A91400000000003F
-:04A91500000000003E
-:04A91600000000003D
-:04A91700000000003C
-:04A91800000000003B
-:04A91900000000003A
-:04A91A000000000039
-:04A91B000000000038
-:04A91C000000000037
-:04A91D000000000036
-:04A91E000000000035
-:04A91F000000000034
-:04A920000000000033
-:04A921000000000032
-:04A922000000000031
-:04A923000000000030
-:04A92400000000002F
-:04A92500000000002E
-:04A92600000000002D
-:04A92700000000002C
-:04A92800000000002B
-:04A92900000000002A
-:04A92A000000000029
-:04A92B000000000028
-:04A92C000000000027
-:04A92D000000000026
-:04A92E000000000025
-:04A92F000000000024
-:04A930000000000023
-:04A931000000000022
-:04A932000000000021
-:04A933000000000020
-:04A93400000000001F
-:04A93500000000001E
-:04A93600000000001D
-:04A93700000000001C
-:04A93800000000001B
-:04A93900000000001A
-:04A93A000000000019
-:04A93B000000000018
-:04A93C000000000017
-:04A93D000000000016
-:04A93E000000000015
-:04A93F000000000014
-:04A940000000000013
-:04A941000000000012
-:04A942000000000011
-:04A943000000000010
-:04A94400000000000F
-:04A94500000000000E
-:04A94600000000000D
-:04A94700000000000C
-:04A94800000000000B
-:04A94900000000000A
-:04A94A000000000009
-:04A94B000000000008
-:04A94C000000000007
-:04A94D000000000006
-:04A94E000000000005
-:04A94F000000000004
-:04A950000000000003
-:04A951000000000002
-:04A952000000000001
-:04A953000000000000
-:04A9540000000000FF
-:04A9550000000000FE
-:04A9560000000000FD
-:04A9570000000000FC
-:04A9580000000000FB
-:04A9590000000000FA
-:04A95A0000000000F9
-:04A95B0000000000F8
-:04A95C0000000000F7
-:04A95D0000000000F6
-:04A95E0000000000F5
-:04A95F0000000000F4
-:04A9600000000000F3
-:04A9610000000000F2
-:04A9620000000000F1
-:04A9630000000000F0
-:04A9640000000000EF
-:04A9650000000000EE
-:04A9660000000000ED
-:04A9670000000000EC
-:04A9680000000000EB
-:04A9690000000000EA
-:04A96A0000000000E9
-:04A96B0000000000E8
-:04A96C0000000000E7
-:04A96D0000000000E6
-:04A96E0000000000E5
-:04A96F0000000000E4
-:04A9700000000000E3
-:04A9710000000000E2
-:04A9720000000000E1
-:04A9730000000000E0
-:04A9740000000000DF
-:04A9750000000000DE
-:04A9760000000000DD
-:04A9770000000000DC
-:04A9780000000000DB
-:04A9790000000000DA
-:04A97A0000000000D9
-:04A97B0000000000D8
-:04A97C0000000000D7
-:04A97D0000000000D6
-:04A97E0000000000D5
-:04A97F0000000000D4
-:04A9800000000000D3
-:04A9810000000000D2
-:04A9820000000000D1
-:04A9830000000000D0
-:04A9840000000000CF
-:04A9850000000000CE
-:04A9860000000000CD
-:04A9870000000000CC
-:04A9880000000000CB
-:04A9890000000000CA
-:04A98A0000000000C9
-:04A98B0000000000C8
-:04A98C0000000000C7
-:04A98D0000000000C6
-:04A98E0000000000C5
-:04A98F0000000000C4
-:04A9900000000000C3
-:04A9910000000000C2
-:04A9920000000000C1
-:04A9930000000000C0
-:04A9940000000000BF
-:04A9950000000000BE
-:04A9960000000000BD
-:04A9970000000000BC
-:04A9980000000000BB
-:04A9990000000000BA
-:04A99A0000000000B9
-:04A99B0000000000B8
-:04A99C0000000000B7
-:04A99D0000000000B6
-:04A99E0000000000B5
-:04A99F0000000000B4
-:04A9A00000000000B3
-:04A9A10000000000B2
-:04A9A20000000000B1
-:04A9A30000000000B0
-:04A9A40000000000AF
-:04A9A50000000000AE
-:04A9A60000000000AD
-:04A9A70000000000AC
-:04A9A80000000000AB
-:04A9A90000000000AA
-:04A9AA0000000000A9
-:04A9AB0000000000A8
-:04A9AC0000000000A7
-:04A9AD0000000000A6
-:04A9AE0000000000A5
-:04A9AF0000000000A4
-:04A9B00000000000A3
-:04A9B10000000000A2
-:04A9B20000000000A1
-:04A9B30000000000A0
-:04A9B400000000009F
-:04A9B500000000009E
-:04A9B600000000009D
-:04A9B700000000009C
-:04A9B800000000009B
-:04A9B900000000009A
-:04A9BA000000000099
-:04A9BB000000000098
-:04A9BC000000000097
-:04A9BD000000000096
-:04A9BE000000000095
-:04A9BF000000000094
-:04A9C0000000000093
-:04A9C1000000000092
-:04A9C2000000000091
-:04A9C3000000000090
-:04A9C400000000008F
-:04A9C500000000008E
-:04A9C600000000008D
-:04A9C700000000008C
-:04A9C800000000008B
-:04A9C900000000008A
-:04A9CA000000000089
-:04A9CB000000000088
-:04A9CC000000000087
-:04A9CD000000000086
-:04A9CE000000000085
-:04A9CF000000000084
-:04A9D0000000000083
-:04A9D1000000000082
-:04A9D2000000000081
-:04A9D3000000000080
-:04A9D400000000007F
-:04A9D500000000007E
-:04A9D600000000007D
-:04A9D700000000007C
-:04A9D800000000007B
-:04A9D900000000007A
-:04A9DA000000000079
-:04A9DB000000000078
-:04A9DC000000000077
-:04A9DD000000000076
-:04A9DE000000000075
-:04A9DF000000000074
-:04A9E0000000000073
-:04A9E1000000000072
-:04A9E2000000000071
-:04A9E3000000000070
-:04A9E400000000006F
-:04A9E500000000006E
-:04A9E600000000006D
-:04A9E700000000006C
-:04A9E800000000006B
-:04A9E900000000006A
-:04A9EA000000000069
-:04A9EB000000000068
-:04A9EC000000000067
-:04A9ED000000000066
-:04A9EE000000000065
-:04A9EF000000000064
-:04A9F0000000000063
-:04A9F1000000000062
-:04A9F2000000000061
-:04A9F3000000000060
-:04A9F400000000005F
-:04A9F500000000005E
-:04A9F600000000005D
-:04A9F700000000005C
-:04A9F800000000005B
-:04A9F900000000005A
-:04A9FA000000000059
-:04A9FB000000000058
-:04A9FC000000000057
-:04A9FD000000000056
-:04A9FE000000000055
-:04A9FF000000000054
-:04AA00000000000052
-:04AA01000000000051
-:04AA02000000000050
-:04AA0300000000004F
-:04AA0400000000004E
-:04AA0500000000004D
-:04AA0600000000004C
-:04AA0700000000004B
-:04AA0800000000004A
-:04AA09000000000049
-:04AA0A000000000048
-:04AA0B000000000047
-:04AA0C000000000046
-:04AA0D000000000045
-:04AA0E000000000044
-:04AA0F000000000043
-:04AA10000000000042
-:04AA11000000000041
-:04AA12000000000040
-:04AA1300000000003F
-:04AA1400000000003E
-:04AA1500000000003D
-:04AA1600000000003C
-:04AA1700000000003B
-:04AA1800000000003A
-:04AA19000000000039
-:04AA1A000000000038
-:04AA1B000000000037
-:04AA1C000000000036
-:04AA1D000000000035
-:04AA1E000000000034
-:04AA1F000000000033
-:04AA20000000000032
-:04AA21000000000031
-:04AA22000000000030
-:04AA2300000000002F
-:04AA2400000000002E
-:04AA2500000000002D
-:04AA2600000000002C
-:04AA2700000000002B
-:04AA2800000000002A
-:04AA29000000000029
-:04AA2A000000000028
-:04AA2B000000000027
-:04AA2C000000000026
-:04AA2D000000000025
-:04AA2E000000000024
-:04AA2F000000000023
-:04AA30000000000022
-:04AA31000000000021
-:04AA32000000000020
-:04AA3300000000001F
-:04AA3400000000001E
-:04AA3500000000001D
-:04AA3600000000001C
-:04AA3700000000001B
-:04AA3800000000001A
-:04AA39000000000019
-:04AA3A000000000018
-:04AA3B000000000017
-:04AA3C000000000016
-:04AA3D000000000015
-:04AA3E000000000014
-:04AA3F000000000013
-:04AA40000000000012
-:04AA41000000000011
-:04AA42000000000010
-:04AA4300000000000F
-:04AA4400000000000E
-:04AA4500000000000D
-:04AA4600000000000C
-:04AA4700000000000B
-:04AA4800000000000A
-:04AA49000000000009
-:04AA4A000000000008
-:04AA4B000000000007
-:04AA4C000000000006
-:04AA4D000000000005
-:04AA4E000000000004
-:04AA4F000000000003
-:04AA50000000000002
-:04AA51000000000001
-:04AA52000000000000
-:04AA530000000000FF
-:04AA540000000000FE
-:04AA550000000000FD
-:04AA560000000000FC
-:04AA570000000000FB
-:04AA580000000000FA
-:04AA590000000000F9
-:04AA5A0000000000F8
-:04AA5B0000000000F7
-:04AA5C0000000000F6
-:04AA5D0000000000F5
-:04AA5E0000000000F4
-:04AA5F0000000000F3
-:04AA600000000000F2
-:04AA610000000000F1
-:04AA620000000000F0
-:04AA630000000000EF
-:04AA640000000000EE
-:04AA650000000000ED
-:04AA660000000000EC
-:04AA670000000000EB
-:04AA680000000000EA
-:04AA690000000000E9
-:04AA6A0000000000E8
-:04AA6B0000000000E7
-:04AA6C0000000000E6
-:04AA6D0000000000E5
-:04AA6E0000000000E4
-:04AA6F0000000000E3
-:04AA700000000000E2
-:04AA710000000000E1
-:04AA720000000000E0
-:04AA730000000000DF
-:04AA740000000000DE
-:04AA750000000000DD
-:04AA760000000000DC
-:04AA770000000000DB
-:04AA780000000000DA
-:04AA790000000000D9
-:04AA7A0000000000D8
-:04AA7B0000000000D7
-:04AA7C0000000000D6
-:04AA7D0000000000D5
-:04AA7E0000000000D4
-:04AA7F0000000000D3
-:04AA800000000000D2
-:04AA810000000000D1
-:04AA820000000000D0
-:04AA830000000000CF
-:04AA840000000000CE
-:04AA850000000000CD
-:04AA860000000000CC
-:04AA870000000000CB
-:04AA880000000000CA
-:04AA890000000000C9
-:04AA8A0000000000C8
-:04AA8B0000000000C7
-:04AA8C0000000000C6
-:04AA8D0000000000C5
-:04AA8E0000000000C4
-:04AA8F0000000000C3
-:04AA900000000000C2
-:04AA910000000000C1
-:04AA920000000000C0
-:04AA930000000000BF
-:04AA940000000000BE
-:04AA950000000000BD
-:04AA960000000000BC
-:04AA970000000000BB
-:04AA980000000000BA
-:04AA990000000000B9
-:04AA9A0000000000B8
-:04AA9B0000000000B7
-:04AA9C0000000000B6
-:04AA9D0000000000B5
-:04AA9E0000000000B4
-:04AA9F0000000000B3
-:04AAA00000000000B2
-:04AAA10000000000B1
-:04AAA20000000000B0
-:04AAA30000000000AF
-:04AAA40000000000AE
-:04AAA50000000000AD
-:04AAA60000000000AC
-:04AAA70000000000AB
-:04AAA80000000000AA
-:04AAA90000000000A9
-:04AAAA0000000000A8
-:04AAAB0000000000A7
-:04AAAC0000000000A6
-:04AAAD0000000000A5
-:04AAAE0000000000A4
-:04AAAF0000000000A3
-:04AAB00000000000A2
-:04AAB10000000000A1
-:04AAB20000000000A0
-:04AAB300000000009F
-:04AAB400000000009E
-:04AAB500000000009D
-:04AAB600000000009C
-:04AAB700000000009B
-:04AAB800000000009A
-:04AAB9000000000099
-:04AABA000000000098
-:04AABB000000000097
-:04AABC000000000096
-:04AABD000000000095
-:04AABE000000000094
-:04AABF000000000093
-:04AAC0000000000092
-:04AAC1000000000091
-:04AAC2000000000090
-:04AAC300000000008F
-:04AAC400000000008E
-:04AAC500000000008D
-:04AAC600000000008C
-:04AAC700000000008B
-:04AAC800000000008A
-:04AAC9000000000089
-:04AACA000000000088
-:04AACB000000000087
-:04AACC000000000086
-:04AACD000000000085
-:04AACE000000000084
-:04AACF000000000083
-:04AAD0000000000082
-:04AAD1000000000081
-:04AAD2000000000080
-:04AAD300000000007F
-:04AAD400000000007E
-:04AAD500000000007D
-:04AAD600000000007C
-:04AAD700000000007B
-:04AAD800000000007A
-:04AAD9000000000079
-:04AADA000000000078
-:04AADB000000000077
-:04AADC000000000076
-:04AADD000000000075
-:04AADE000000000074
-:04AADF000000000073
-:04AAE0000000000072
-:04AAE1000000000071
-:04AAE2000000000070
-:04AAE300000000006F
-:04AAE400000000006E
-:04AAE500000000006D
-:04AAE600000000006C
-:04AAE700000000006B
-:04AAE800000000006A
-:04AAE9000000000069
-:04AAEA000000000068
-:04AAEB000000000067
-:04AAEC000000000066
-:04AAED000000000065
-:04AAEE000000000064
-:04AAEF000000000063
-:04AAF0000000000062
-:04AAF1000000000061
-:04AAF2000000000060
-:04AAF300000000005F
-:04AAF400000000005E
-:04AAF500000000005D
-:04AAF600000000005C
-:04AAF700000000005B
-:04AAF800000000005A
-:04AAF9000000000059
-:04AAFA000000000058
-:04AAFB000000000057
-:04AAFC000000000056
-:04AAFD000000000055
-:04AAFE000000000054
-:04AAFF000000000053
-:04AB00000000000051
-:04AB01000000000050
-:04AB0200000000004F
-:04AB0300000000004E
-:04AB0400000000004D
-:04AB0500000000004C
-:04AB0600000000004B
-:04AB0700000000004A
-:04AB08000000000049
-:04AB09000000000048
-:04AB0A000000000047
-:04AB0B000000000046
-:04AB0C000000000045
-:04AB0D000000000044
-:04AB0E000000000043
-:04AB0F000000000042
-:04AB10000000000041
-:04AB11000000000040
-:04AB1200000000003F
-:04AB1300000000003E
-:04AB1400000000003D
-:04AB1500000000003C
-:04AB1600000000003B
-:04AB1700000000003A
-:04AB18000000000039
-:04AB19000000000038
-:04AB1A000000000037
-:04AB1B000000000036
-:04AB1C000000000035
-:04AB1D000000000034
-:04AB1E000000000033
-:04AB1F000000000032
-:04AB20000000000031
-:04AB21000000000030
-:04AB2200000000002F
-:04AB2300000000002E
-:04AB2400000000002D
-:04AB2500000000002C
-:04AB2600000000002B
-:04AB2700000000002A
-:04AB28000000000029
-:04AB29000000000028
-:04AB2A000000000027
-:04AB2B000000000026
-:04AB2C000000000025
-:04AB2D000000000024
-:04AB2E000000000023
-:04AB2F000000000022
-:04AB30000000000021
-:04AB31000000000020
-:04AB3200000000001F
-:04AB3300000000001E
-:04AB3400000000001D
-:04AB3500000000001C
-:04AB3600000000001B
-:04AB3700000000001A
-:04AB38000000000019
-:04AB39000000000018
-:04AB3A000000000017
-:04AB3B000000000016
-:04AB3C000000000015
-:04AB3D000000000014
-:04AB3E000000000013
-:04AB3F000000000012
-:04AB40000000000011
-:04AB41000000000010
-:04AB4200000000000F
-:04AB4300000000000E
-:04AB4400000000000D
-:04AB4500000000000C
-:04AB4600000000000B
-:04AB4700000000000A
-:04AB48000000000009
-:04AB49000000000008
-:04AB4A000000000007
-:04AB4B000000000006
-:04AB4C000000000005
-:04AB4D000000000004
-:04AB4E000000000003
-:04AB4F000000000002
-:04AB50000000000001
-:04AB51000000000000
-:04AB520000000000FF
-:04AB530000000000FE
-:04AB540000000000FD
-:04AB550000000000FC
-:04AB560000000000FB
-:04AB570000000000FA
-:04AB580000000000F9
-:04AB590000000000F8
-:04AB5A0000000000F7
-:04AB5B0000000000F6
-:04AB5C0000000000F5
-:04AB5D0000000000F4
-:04AB5E0000000000F3
-:04AB5F0000000000F2
-:04AB600000000000F1
-:04AB610000000000F0
-:04AB620000000000EF
-:04AB630000000000EE
-:04AB640000000000ED
-:04AB650000000000EC
-:04AB660000000000EB
-:04AB670000000000EA
-:04AB680000000000E9
-:04AB690000000000E8
-:04AB6A0000000000E7
-:04AB6B0000000000E6
-:04AB6C0000000000E5
-:04AB6D0000000000E4
-:04AB6E0000000000E3
-:04AB6F0000000000E2
-:04AB700000000000E1
-:04AB710000000000E0
-:04AB720000000000DF
-:04AB730000000000DE
-:04AB740000000000DD
-:04AB750000000000DC
-:04AB760000000000DB
-:04AB770000000000DA
-:04AB780000000000D9
-:04AB790000000000D8
-:04AB7A0000000000D7
-:04AB7B0000000000D6
-:04AB7C0000000000D5
-:04AB7D0000000000D4
-:04AB7E0000000000D3
-:04AB7F0000000000D2
-:04AB800000000000D1
-:04AB810000000000D0
-:04AB820000000000CF
-:04AB830000000000CE
-:04AB840000000000CD
-:04AB850000000000CC
-:04AB860000000000CB
-:04AB870000000000CA
-:04AB880000000000C9
-:04AB890000000000C8
-:04AB8A0000000000C7
-:04AB8B0000000000C6
-:04AB8C0000000000C5
-:04AB8D0000000000C4
-:04AB8E0000000000C3
-:04AB8F0000000000C2
-:04AB900000000000C1
-:04AB910000000000C0
-:04AB920000000000BF
-:04AB930000000000BE
-:04AB940000000000BD
-:04AB950000000000BC
-:04AB960000000000BB
-:04AB970000000000BA
-:04AB980000000000B9
-:04AB990000000000B8
-:04AB9A0000000000B7
-:04AB9B0000000000B6
-:04AB9C0000000000B5
-:04AB9D0000000000B4
-:04AB9E0000000000B3
-:04AB9F0000000000B2
-:04ABA00000000000B1
-:04ABA10000000000B0
-:04ABA20000000000AF
-:04ABA30000000000AE
-:04ABA40000000000AD
-:04ABA50000000000AC
-:04ABA60000000000AB
-:04ABA70000000000AA
-:04ABA80000000000A9
-:04ABA90000000000A8
-:04ABAA0000000000A7
-:04ABAB0000000000A6
-:04ABAC0000000000A5
-:04ABAD0000000000A4
-:04ABAE0000000000A3
-:04ABAF0000000000A2
-:04ABB00000000000A1
-:04ABB10000000000A0
-:04ABB200000000009F
-:04ABB300000000009E
-:04ABB400000000009D
-:04ABB500000000009C
-:04ABB600000000009B
-:04ABB700000000009A
-:04ABB8000000000099
-:04ABB9000000000098
-:04ABBA000000000097
-:04ABBB000000000096
-:04ABBC000000000095
-:04ABBD000000000094
-:04ABBE000000000093
-:04ABBF000000000092
-:04ABC0000000000091
-:04ABC1000000000090
-:04ABC200000000008F
-:04ABC300000000008E
-:04ABC400000000008D
-:04ABC500000000008C
-:04ABC600000000008B
-:04ABC700000000008A
-:04ABC8000000000089
-:04ABC9000000000088
-:04ABCA000000000087
-:04ABCB000000000086
-:04ABCC000000000085
-:04ABCD000000000084
-:04ABCE000000000083
-:04ABCF000000000082
-:04ABD0000000000081
-:04ABD1000000000080
-:04ABD200000000007F
-:04ABD300000000007E
-:04ABD400000000007D
-:04ABD500000000007C
-:04ABD600000000007B
-:04ABD700000000007A
-:04ABD8000000000079
-:04ABD9000000000078
-:04ABDA000000000077
-:04ABDB000000000076
-:04ABDC000000000075
-:04ABDD000000000074
-:04ABDE000000000073
-:04ABDF000000000072
-:04ABE0000000000071
-:04ABE1000000000070
-:04ABE200000000006F
-:04ABE300000000006E
-:04ABE400000000006D
-:04ABE500000000006C
-:04ABE600000000006B
-:04ABE700000000006A
-:04ABE8000000000069
-:04ABE9000000000068
-:04ABEA000000000067
-:04ABEB000000000066
-:04ABEC000000000065
-:04ABED000000000064
-:04ABEE000000000063
-:04ABEF000000000062
-:04ABF0000000000061
-:04ABF1000000000060
-:04ABF200000000005F
-:04ABF300000000005E
-:04ABF400000000005D
-:04ABF500000000005C
-:04ABF600000000005B
-:04ABF700000000005A
-:04ABF8000000000059
-:04ABF9000000000058
-:04ABFA000000000057
-:04ABFB000000000056
-:04ABFC000000000055
-:04ABFD000000000054
-:04ABFE000000000053
-:04ABFF000000000052
-:04AC00000000000050
-:04AC0100000000004F
-:04AC0200000000004E
-:04AC0300000000004D
-:04AC0400000000004C
-:04AC0500000000004B
-:04AC0600000000004A
-:04AC07000000000049
-:04AC08000000000048
-:04AC09000000000047
-:04AC0A000000000046
-:04AC0B000000000045
-:04AC0C000000000044
-:04AC0D000000000043
-:04AC0E000000000042
-:04AC0F000000000041
-:04AC10000000000040
-:04AC1100000000003F
-:04AC1200000000003E
-:04AC1300000000003D
-:04AC1400000000003C
-:04AC1500000000003B
-:04AC1600000000003A
-:04AC17000000000039
-:04AC18000000000038
-:04AC19000000000037
-:04AC1A000000000036
-:04AC1B000000000035
-:04AC1C000000000034
-:04AC1D000000000033
-:04AC1E000000000032
-:04AC1F000000000031
-:04AC20000000000030
-:04AC2100000000002F
-:04AC2200000000002E
-:04AC2300000000002D
-:04AC2400000000002C
-:04AC2500000000002B
-:04AC2600000000002A
-:04AC27000000000029
-:04AC28000000000028
-:04AC29000000000027
-:04AC2A000000000026
-:04AC2B000000000025
-:04AC2C000000000024
-:04AC2D000000000023
-:04AC2E000000000022
-:04AC2F000000000021
-:04AC30000000000020
-:04AC3100000000001F
-:04AC3200000000001E
-:04AC3300000000001D
-:04AC3400000000001C
-:04AC3500000000001B
-:04AC3600000000001A
-:04AC37000000000019
-:04AC38000000000018
-:04AC39000000000017
-:04AC3A000000000016
-:04AC3B000000000015
-:04AC3C000000000014
-:04AC3D000000000013
-:04AC3E000000000012
-:04AC3F000000000011
-:04AC40000000000010
-:04AC4100000000000F
-:04AC4200000000000E
-:04AC4300000000000D
-:04AC4400000000000C
-:04AC4500000000000B
-:04AC4600000000000A
-:04AC47000000000009
-:04AC48000000000008
-:04AC49000000000007
-:04AC4A000000000006
-:04AC4B000000000005
-:04AC4C000000000004
-:04AC4D000000000003
-:04AC4E000000000002
-:04AC4F000000000001
-:04AC50000000000000
-:04AC510000000000FF
-:04AC520000000000FE
-:04AC530000000000FD
-:04AC540000000000FC
-:04AC550000000000FB
-:04AC560000000000FA
-:04AC570000000000F9
-:04AC580000000000F8
-:04AC590000000000F7
-:04AC5A0000000000F6
-:04AC5B0000000000F5
-:04AC5C0000000000F4
-:04AC5D0000000000F3
-:04AC5E0000000000F2
-:04AC5F0000000000F1
-:04AC600000000000F0
-:04AC610000000000EF
-:04AC620000000000EE
-:04AC630000000000ED
-:04AC640000000000EC
-:04AC650000000000EB
-:04AC660000000000EA
-:04AC670000000000E9
-:04AC680000000000E8
-:04AC690000000000E7
-:04AC6A0000000000E6
-:04AC6B0000000000E5
-:04AC6C0000000000E4
-:04AC6D0000000000E3
-:04AC6E0000000000E2
-:04AC6F0000000000E1
-:04AC700000000000E0
-:04AC710000000000DF
-:04AC720000000000DE
-:04AC730000000000DD
-:04AC740000000000DC
-:04AC750000000000DB
-:04AC760000000000DA
-:04AC770000000000D9
-:04AC780000000000D8
-:04AC790000000000D7
-:04AC7A0000000000D6
-:04AC7B0000000000D5
-:04AC7C0000000000D4
-:04AC7D0000000000D3
-:04AC7E0000000000D2
-:04AC7F0000000000D1
-:04AC800000000000D0
-:04AC810000000000CF
-:04AC820000000000CE
-:04AC830000000000CD
-:04AC840000000000CC
-:04AC850000000000CB
-:04AC860000000000CA
-:04AC870000000000C9
-:04AC880000000000C8
-:04AC890000000000C7
-:04AC8A0000000000C6
-:04AC8B0000000000C5
-:04AC8C0000000000C4
-:04AC8D0000000000C3
-:04AC8E0000000000C2
-:04AC8F0000000000C1
-:04AC900000000000C0
-:04AC910000000000BF
-:04AC920000000000BE
-:04AC930000000000BD
-:04AC940000000000BC
-:04AC950000000000BB
-:04AC960000000000BA
-:04AC970000000000B9
-:04AC980000000000B8
-:04AC990000000000B7
-:04AC9A0000000000B6
-:04AC9B0000000000B5
-:04AC9C0000000000B4
-:04AC9D0000000000B3
-:04AC9E0000000000B2
-:04AC9F0000000000B1
-:04ACA00000000000B0
-:04ACA10000000000AF
-:04ACA20000000000AE
-:04ACA30000000000AD
-:04ACA40000000000AC
-:04ACA50000000000AB
-:04ACA60000000000AA
-:04ACA70000000000A9
-:04ACA80000000000A8
-:04ACA90000000000A7
-:04ACAA0000000000A6
-:04ACAB0000000000A5
-:04ACAC0000000000A4
-:04ACAD0000000000A3
-:04ACAE0000000000A2
-:04ACAF0000000000A1
-:04ACB00000000000A0
-:04ACB100000000009F
-:04ACB200000000009E
-:04ACB300000000009D
-:04ACB400000000009C
-:04ACB500000000009B
-:04ACB600000000009A
-:04ACB7000000000099
-:04ACB8000000000098
-:04ACB9000000000097
-:04ACBA000000000096
-:04ACBB000000000095
-:04ACBC000000000094
-:04ACBD000000000093
-:04ACBE000000000092
-:04ACBF000000000091
-:04ACC0000000000090
-:04ACC100000000008F
-:04ACC200000000008E
-:04ACC300000000008D
-:04ACC400000000008C
-:04ACC500000000008B
-:04ACC600000000008A
-:04ACC7000000000089
-:04ACC8000000000088
-:04ACC9000000000087
-:04ACCA000000000086
-:04ACCB000000000085
-:04ACCC000000000084
-:04ACCD000000000083
-:04ACCE000000000082
-:04ACCF000000000081
-:04ACD0000000000080
-:04ACD100000000007F
-:04ACD200000000007E
-:04ACD300000000007D
-:04ACD400000000007C
-:04ACD500000000007B
-:04ACD600000000007A
-:04ACD7000000000079
-:04ACD8000000000078
-:04ACD9000000000077
-:04ACDA000000000076
-:04ACDB000000000075
-:04ACDC000000000074
-:04ACDD000000000073
-:04ACDE000000000072
-:04ACDF000000000071
-:04ACE0000000000070
-:04ACE100000000006F
-:04ACE200000000006E
-:04ACE300000000006D
-:04ACE400000000006C
-:04ACE500000000006B
-:04ACE600000000006A
-:04ACE7000000000069
-:04ACE8000000000068
-:04ACE9000000000067
-:04ACEA000000000066
-:04ACEB000000000065
-:04ACEC000000000064
-:04ACED000000000063
-:04ACEE000000000062
-:04ACEF000000000061
-:04ACF0000000000060
-:04ACF100000000005F
-:04ACF200000000005E
-:04ACF300000000005D
-:04ACF400000000005C
-:04ACF500000000005B
-:04ACF600000000005A
-:04ACF7000000000059
-:04ACF8000000000058
-:04ACF9000000000057
-:04ACFA000000000056
-:04ACFB000000000055
-:04ACFC000000000054
-:04ACFD000000000053
-:04ACFE000000000052
-:04ACFF000000000051
-:04AD0000000000004F
-:04AD0100000000004E
-:04AD0200000000004D
-:04AD0300000000004C
-:04AD0400000000004B
-:04AD0500000000004A
-:04AD06000000000049
-:04AD07000000000048
-:04AD08000000000047
-:04AD09000000000046
-:04AD0A000000000045
-:04AD0B000000000044
-:04AD0C000000000043
-:04AD0D000000000042
-:04AD0E000000000041
-:04AD0F000000000040
-:04AD1000000000003F
-:04AD1100000000003E
-:04AD1200000000003D
-:04AD1300000000003C
-:04AD1400000000003B
-:04AD1500000000003A
-:04AD16000000000039
-:04AD17000000000038
-:04AD18000000000037
-:04AD19000000000036
-:04AD1A000000000035
-:04AD1B000000000034
-:04AD1C000000000033
-:04AD1D000000000032
-:04AD1E000000000031
-:04AD1F000000000030
-:04AD2000000000002F
-:04AD2100000000002E
-:04AD2200000000002D
-:04AD2300000000002C
-:04AD2400000000002B
-:04AD2500000000002A
-:04AD26000000000029
-:04AD27000000000028
-:04AD28000000000027
-:04AD29000000000026
-:04AD2A000000000025
-:04AD2B000000000024
-:04AD2C000000000023
-:04AD2D000000000022
-:04AD2E000000000021
-:04AD2F000000000020
-:04AD3000000000001F
-:04AD3100000000001E
-:04AD3200000000001D
-:04AD3300000000001C
-:04AD3400000000001B
-:04AD3500000000001A
-:04AD36000000000019
-:04AD37000000000018
-:04AD38000000000017
-:04AD39000000000016
-:04AD3A000000000015
-:04AD3B000000000014
-:04AD3C000000000013
-:04AD3D000000000012
-:04AD3E000000000011
-:04AD3F000000000010
-:04AD4000000000000F
-:04AD4100000000000E
-:04AD4200000000000D
-:04AD4300000000000C
-:04AD4400000000000B
-:04AD4500000000000A
-:04AD46000000000009
-:04AD47000000000008
-:04AD48000000000007
-:04AD49000000000006
-:04AD4A000000000005
-:04AD4B000000000004
-:04AD4C000000000003
-:04AD4D000000000002
-:04AD4E000000000001
-:04AD4F000000000000
-:04AD500000000000FF
-:04AD510000000000FE
-:04AD520000000000FD
-:04AD530000000000FC
-:04AD540000000000FB
-:04AD550000000000FA
-:04AD560000000000F9
-:04AD570000000000F8
-:04AD580000000000F7
-:04AD590000000000F6
-:04AD5A0000000000F5
-:04AD5B0000000000F4
-:04AD5C0000000000F3
-:04AD5D0000000000F2
-:04AD5E0000000000F1
-:04AD5F0000000000F0
-:04AD600000000000EF
-:04AD610000000000EE
-:04AD620000000000ED
-:04AD630000000000EC
-:04AD640000000000EB
-:04AD650000000000EA
-:04AD660000000000E9
-:04AD670000000000E8
-:04AD680000000000E7
-:04AD690000000000E6
-:04AD6A0000000000E5
-:04AD6B0000000000E4
-:04AD6C0000000000E3
-:04AD6D0000000000E2
-:04AD6E0000000000E1
-:04AD6F0000000000E0
-:04AD700000000000DF
-:04AD710000000000DE
-:04AD720000000000DD
-:04AD730000000000DC
-:04AD740000000000DB
-:04AD750000000000DA
-:04AD760000000000D9
-:04AD770000000000D8
-:04AD780000000000D7
-:04AD790000000000D6
-:04AD7A0000000000D5
-:04AD7B0000000000D4
-:04AD7C0000000000D3
-:04AD7D0000000000D2
-:04AD7E0000000000D1
-:04AD7F0000000000D0
-:04AD800000000000CF
-:04AD810000000000CE
-:04AD820000000000CD
-:04AD830000000000CC
-:04AD840000000000CB
-:04AD850000000000CA
-:04AD860000000000C9
-:04AD870000000000C8
-:04AD880000000000C7
-:04AD890000000000C6
-:04AD8A0000000000C5
-:04AD8B0000000000C4
-:04AD8C0000000000C3
-:04AD8D0000000000C2
-:04AD8E0000000000C1
-:04AD8F0000000000C0
-:04AD900000000000BF
-:04AD910000000000BE
-:04AD920000000000BD
-:04AD930000000000BC
-:04AD940000000000BB
-:04AD950000000000BA
-:04AD960000000000B9
-:04AD970000000000B8
-:04AD980000000000B7
-:04AD990000000000B6
-:04AD9A0000000000B5
-:04AD9B0000000000B4
-:04AD9C0000000000B3
-:04AD9D0000000000B2
-:04AD9E0000000000B1
-:04AD9F0000000000B0
-:04ADA00000000000AF
-:04ADA10000000000AE
-:04ADA20000000000AD
-:04ADA30000000000AC
-:04ADA40000000000AB
-:04ADA50000000000AA
-:04ADA60000000000A9
-:04ADA70000000000A8
-:04ADA80000000000A7
-:04ADA90000000000A6
-:04ADAA0000000000A5
-:04ADAB0000000000A4
-:04ADAC0000000000A3
-:04ADAD0000000000A2
-:04ADAE0000000000A1
-:04ADAF0000000000A0
-:04ADB000000000009F
-:04ADB100000000009E
-:04ADB200000000009D
-:04ADB300000000009C
-:04ADB400000000009B
-:04ADB500000000009A
-:04ADB6000000000099
-:04ADB7000000000098
-:04ADB8000000000097
-:04ADB9000000000096
-:04ADBA000000000095
-:04ADBB000000000094
-:04ADBC000000000093
-:04ADBD000000000092
-:04ADBE000000000091
-:04ADBF000000000090
-:04ADC000000000008F
-:04ADC100000000008E
-:04ADC200000000008D
-:04ADC300000000008C
-:04ADC400000000008B
-:04ADC500000000008A
-:04ADC6000000000089
-:04ADC7000000000088
-:04ADC8000000000087
-:04ADC9000000000086
-:04ADCA000000000085
-:04ADCB000000000084
-:04ADCC000000000083
-:04ADCD000000000082
-:04ADCE000000000081
-:04ADCF000000000080
-:04ADD000000000007F
-:04ADD100000000007E
-:04ADD200000000007D
-:04ADD300000000007C
-:04ADD400000000007B
-:04ADD500000000007A
-:04ADD6000000000079
-:04ADD7000000000078
-:04ADD8000000000077
-:04ADD9000000000076
-:04ADDA000000000075
-:04ADDB000000000074
-:04ADDC000000000073
-:04ADDD000000000072
-:04ADDE000000000071
-:04ADDF000000000070
-:04ADE000000000006F
-:04ADE100000000006E
-:04ADE200000000006D
-:04ADE300000000006C
-:04ADE400000000006B
-:04ADE500000000006A
-:04ADE6000000000069
-:04ADE7000000000068
-:04ADE8000000000067
-:04ADE9000000000066
-:04ADEA000000000065
-:04ADEB000000000064
-:04ADEC000000000063
-:04ADED000000000062
-:04ADEE000000000061
-:04ADEF000000000060
-:04ADF000000000005F
-:04ADF100000000005E
-:04ADF200000000005D
-:04ADF300000000005C
-:04ADF400000000005B
-:04ADF500000000005A
-:04ADF6000000000059
-:04ADF7000000000058
-:04ADF8000000000057
-:04ADF9000000000056
-:04ADFA000000000055
-:04ADFB000000000054
-:04ADFC000000000053
-:04ADFD000000000052
-:04ADFE000000000051
-:04ADFF000000000050
-:04AE0000000000004E
-:04AE0100000000004D
-:04AE0200000000004C
-:04AE0300000000004B
-:04AE0400000000004A
-:04AE05000000000049
-:04AE06000000000048
-:04AE07000000000047
-:04AE08000000000046
-:04AE09000000000045
-:04AE0A000000000044
-:04AE0B000000000043
-:04AE0C000000000042
-:04AE0D000000000041
-:04AE0E000000000040
-:04AE0F00000000003F
-:04AE1000000000003E
-:04AE1100000000003D
-:04AE1200000000003C
-:04AE1300000000003B
-:04AE1400000000003A
-:04AE15000000000039
-:04AE16000000000038
-:04AE17000000000037
-:04AE18000000000036
-:04AE19000000000035
-:04AE1A000000000034
-:04AE1B000000000033
-:04AE1C000000000032
-:04AE1D000000000031
-:04AE1E000000000030
-:04AE1F00000000002F
-:04AE2000000000002E
-:04AE2100000000002D
-:04AE2200000000002C
-:04AE2300000000002B
-:04AE2400000000002A
-:04AE25000000000029
-:04AE26000000000028
-:04AE27000000000027
-:04AE28000000000026
-:04AE29000000000025
-:04AE2A000000000024
-:04AE2B000000000023
-:04AE2C000000000022
-:04AE2D000000000021
-:04AE2E000000000020
-:04AE2F00000000001F
-:04AE3000000000001E
-:04AE3100000000001D
-:04AE3200000000001C
-:04AE3300000000001B
-:04AE3400000000001A
-:04AE35000000000019
-:04AE36000000000018
-:04AE37000000000017
-:04AE38000000000016
-:04AE39000000000015
-:04AE3A000000000014
-:04AE3B000000000013
-:04AE3C000000000012
-:04AE3D000000000011
-:04AE3E000000000010
-:04AE3F00000000000F
-:04AE4000000000000E
-:04AE4100000000000D
-:04AE4200000000000C
-:04AE4300000000000B
-:04AE4400000000000A
-:04AE45000000000009
-:04AE46000000000008
-:04AE47000000000007
-:04AE48000000000006
-:04AE49000000000005
-:04AE4A000000000004
-:04AE4B000000000003
-:04AE4C000000000002
-:04AE4D000000000001
-:04AE4E000000000000
-:04AE4F0000000000FF
-:04AE500000000000FE
-:04AE510000000000FD
-:04AE520000000000FC
-:04AE530000000000FB
-:04AE540000000000FA
-:04AE550000000000F9
-:04AE560000000000F8
-:04AE570000000000F7
-:04AE580000000000F6
-:04AE590000000000F5
-:04AE5A0000000000F4
-:04AE5B0000000000F3
-:04AE5C0000000000F2
-:04AE5D0000000000F1
-:04AE5E0000000000F0
-:04AE5F0000000000EF
-:04AE600000000000EE
-:04AE610000000000ED
-:04AE620000000000EC
-:04AE630000000000EB
-:04AE640000000000EA
-:04AE650000000000E9
-:04AE660000000000E8
-:04AE670000000000E7
-:04AE680000000000E6
-:04AE690000000000E5
-:04AE6A0000000000E4
-:04AE6B0000000000E3
-:04AE6C0000000000E2
-:04AE6D0000000000E1
-:04AE6E0000000000E0
-:04AE6F0000000000DF
-:04AE700000000000DE
-:04AE710000000000DD
-:04AE720000000000DC
-:04AE730000000000DB
-:04AE740000000000DA
-:04AE750000000000D9
-:04AE760000000000D8
-:04AE770000000000D7
-:04AE780000000000D6
-:04AE790000000000D5
-:04AE7A0000000000D4
-:04AE7B0000000000D3
-:04AE7C0000000000D2
-:04AE7D0000000000D1
-:04AE7E0000000000D0
-:04AE7F0000000000CF
-:04AE800000000000CE
-:04AE810000000000CD
-:04AE820000000000CC
-:04AE830000000000CB
-:04AE840000000000CA
-:04AE850000000000C9
-:04AE860000000000C8
-:04AE870000000000C7
-:04AE880000000000C6
-:04AE890000000000C5
-:04AE8A0000000000C4
-:04AE8B0000000000C3
-:04AE8C0000000000C2
-:04AE8D0000000000C1
-:04AE8E0000000000C0
-:04AE8F0000000000BF
-:04AE900000000000BE
-:04AE910000000000BD
-:04AE920000000000BC
-:04AE930000000000BB
-:04AE940000000000BA
-:04AE950000000000B9
-:04AE960000000000B8
-:04AE970000000000B7
-:04AE980000000000B6
-:04AE990000000000B5
-:04AE9A0000000000B4
-:04AE9B0000000000B3
-:04AE9C0000000000B2
-:04AE9D0000000000B1
-:04AE9E0000000000B0
-:04AE9F0000000000AF
-:04AEA00000000000AE
-:04AEA10000000000AD
-:04AEA20000000000AC
-:04AEA30000000000AB
-:04AEA40000000000AA
-:04AEA50000000000A9
-:04AEA60000000000A8
-:04AEA70000000000A7
-:04AEA80000000000A6
-:04AEA90000000000A5
-:04AEAA0000000000A4
-:04AEAB0000000000A3
-:04AEAC0000000000A2
-:04AEAD0000000000A1
-:04AEAE0000000000A0
-:04AEAF00000000009F
-:04AEB000000000009E
-:04AEB100000000009D
-:04AEB200000000009C
-:04AEB300000000009B
-:04AEB400000000009A
-:04AEB5000000000099
-:04AEB6000000000098
-:04AEB7000000000097
-:04AEB8000000000096
-:04AEB9000000000095
-:04AEBA000000000094
-:04AEBB000000000093
-:04AEBC000000000092
-:04AEBD000000000091
-:04AEBE000000000090
-:04AEBF00000000008F
-:04AEC000000000008E
-:04AEC100000000008D
-:04AEC200000000008C
-:04AEC300000000008B
-:04AEC400000000008A
-:04AEC5000000000089
-:04AEC6000000000088
-:04AEC7000000000087
-:04AEC8000000000086
-:04AEC9000000000085
-:04AECA000000000084
-:04AECB000000000083
-:04AECC000000000082
-:04AECD000000000081
-:04AECE000000000080
-:04AECF00000000007F
-:04AED000000000007E
-:04AED100000000007D
-:04AED200000000007C
-:04AED300000000007B
-:04AED400000000007A
-:04AED5000000000079
-:04AED6000000000078
-:04AED7000000000077
-:04AED8000000000076
-:04AED9000000000075
-:04AEDA000000000074
-:04AEDB000000000073
-:04AEDC000000000072
-:04AEDD000000000071
-:04AEDE000000000070
-:04AEDF00000000006F
-:04AEE000000000006E
-:04AEE100000000006D
-:04AEE200000000006C
-:04AEE300000000006B
-:04AEE400000000006A
-:04AEE5000000000069
-:04AEE6000000000068
-:04AEE7000000000067
-:04AEE8000000000066
-:04AEE9000000000065
-:04AEEA000000000064
-:04AEEB000000000063
-:04AEEC000000000062
-:04AEED000000000061
-:04AEEE000000000060
-:04AEEF00000000005F
-:04AEF000000000005E
-:04AEF100000000005D
-:04AEF200000000005C
-:04AEF300000000005B
-:04AEF400000000005A
-:04AEF5000000000059
-:04AEF6000000000058
-:04AEF7000000000057
-:04AEF8000000000056
-:04AEF9000000000055
-:04AEFA000000000054
-:04AEFB000000000053
-:04AEFC000000000052
-:04AEFD000000000051
-:04AEFE000000000050
-:04AEFF00000000004F
-:04AF0000000000004D
-:04AF0100000000004C
-:04AF0200000000004B
-:04AF0300000000004A
-:04AF04000000000049
-:04AF05000000000048
-:04AF06000000000047
-:04AF07000000000046
-:04AF08000000000045
-:04AF09000000000044
-:04AF0A000000000043
-:04AF0B000000000042
-:04AF0C000000000041
-:04AF0D000000000040
-:04AF0E00000000003F
-:04AF0F00000000003E
-:04AF1000000000003D
-:04AF1100000000003C
-:04AF1200000000003B
-:04AF1300000000003A
-:04AF14000000000039
-:04AF15000000000038
-:04AF16000000000037
-:04AF17000000000036
-:04AF18000000000035
-:04AF19000000000034
-:04AF1A000000000033
-:04AF1B000000000032
-:04AF1C000000000031
-:04AF1D000000000030
-:04AF1E00000000002F
-:04AF1F00000000002E
-:04AF2000000000002D
-:04AF2100000000002C
-:04AF2200000000002B
-:04AF2300000000002A
-:04AF24000000000029
-:04AF25000000000028
-:04AF26000000000027
-:04AF27000000000026
-:04AF28000000000025
-:04AF29000000000024
-:04AF2A000000000023
-:04AF2B000000000022
-:04AF2C000000000021
-:04AF2D000000000020
-:04AF2E00000000001F
-:04AF2F00000000001E
-:04AF3000000000001D
-:04AF3100000000001C
-:04AF3200000000001B
-:04AF3300000000001A
-:04AF34000000000019
-:04AF35000000000018
-:04AF36000000000017
-:04AF37000000000016
-:04AF38000000000015
-:04AF39000000000014
-:04AF3A000000000013
-:04AF3B000000000012
-:04AF3C000000000011
-:04AF3D000000000010
-:04AF3E00000000000F
-:04AF3F00000000000E
-:04AF4000000000000D
-:04AF4100000000000C
-:04AF4200000000000B
-:04AF4300000000000A
-:04AF44000000000009
-:04AF45000000000008
-:04AF46000000000007
-:04AF47000000000006
-:04AF48000000000005
-:04AF49000000000004
-:04AF4A000000000003
-:04AF4B000000000002
-:04AF4C000000000001
-:04AF4D000000000000
-:04AF4E0000000000FF
-:04AF4F0000000000FE
-:04AF500000000000FD
-:04AF510000000000FC
-:04AF520000000000FB
-:04AF530000000000FA
-:04AF540000000000F9
-:04AF550000000000F8
-:04AF560000000000F7
-:04AF570000000000F6
-:04AF580000000000F5
-:04AF590000000000F4
-:04AF5A0000000000F3
-:04AF5B0000000000F2
-:04AF5C0000000000F1
-:04AF5D0000000000F0
-:04AF5E0000000000EF
-:04AF5F0000000000EE
-:04AF600000000000ED
-:04AF610000000000EC
-:04AF620000000000EB
-:04AF630000000000EA
-:04AF640000000000E9
-:04AF650000000000E8
-:04AF660000000000E7
-:04AF670000000000E6
-:04AF680000000000E5
-:04AF690000000000E4
-:04AF6A0000000000E3
-:04AF6B0000000000E2
-:04AF6C0000000000E1
-:04AF6D0000000000E0
-:04AF6E0000000000DF
-:04AF6F0000000000DE
-:04AF700000000000DD
-:04AF710000000000DC
-:04AF720000000000DB
-:04AF730000000000DA
-:04AF740000000000D9
-:04AF750000000000D8
-:04AF760000000000D7
-:04AF770000000000D6
-:04AF780000000000D5
-:04AF790000000000D4
-:04AF7A0000000000D3
-:04AF7B0000000000D2
-:04AF7C0000000000D1
-:04AF7D0000000000D0
-:04AF7E0000000000CF
-:04AF7F0000000000CE
-:04AF800000000000CD
-:04AF810000000000CC
-:04AF820000000000CB
-:04AF830000000000CA
-:04AF840000000000C9
-:04AF850000000000C8
-:04AF860000000000C7
-:04AF870000000000C6
-:04AF880000000000C5
-:04AF890000000000C4
-:04AF8A0000000000C3
-:04AF8B0000000000C2
-:04AF8C0000000000C1
-:04AF8D0000000000C0
-:04AF8E0000000000BF
-:04AF8F0000000000BE
-:04AF900000000000BD
-:04AF910000000000BC
-:04AF920000000000BB
-:04AF930000000000BA
-:04AF940000000000B9
-:04AF950000000000B8
-:04AF960000000000B7
-:04AF970000000000B6
-:04AF980000000000B5
-:04AF990000000000B4
-:04AF9A0000000000B3
-:04AF9B0000000000B2
-:04AF9C0000000000B1
-:04AF9D0000000000B0
-:04AF9E0000000000AF
-:04AF9F0000000000AE
-:04AFA00000000000AD
-:04AFA10000000000AC
-:04AFA20000000000AB
-:04AFA30000000000AA
-:04AFA40000000000A9
-:04AFA50000000000A8
-:04AFA60000000000A7
-:04AFA70000000000A6
-:04AFA80000000000A5
-:04AFA90000000000A4
-:04AFAA0000000000A3
-:04AFAB0000000000A2
-:04AFAC0000000000A1
-:04AFAD0000000000A0
-:04AFAE00000000009F
-:04AFAF00000000009E
-:04AFB000000000009D
-:04AFB100000000009C
-:04AFB200000000009B
-:04AFB300000000009A
-:04AFB4000000000099
-:04AFB5000000000098
-:04AFB6000000000097
-:04AFB7000000000096
-:04AFB8000000000095
-:04AFB9000000000094
-:04AFBA000000000093
-:04AFBB000000000092
-:04AFBC000000000091
-:04AFBD000000000090
-:04AFBE00000000008F
-:04AFBF00000000008E
-:04AFC000000000008D
-:04AFC100000000008C
-:04AFC200000000008B
-:04AFC300000000008A
-:04AFC4000000000089
-:04AFC5000000000088
-:04AFC6000000000087
-:04AFC7000000000086
-:04AFC8000000000085
-:04AFC9000000000084
-:04AFCA000000000083
-:04AFCB000000000082
-:04AFCC000000000081
-:04AFCD000000000080
-:04AFCE00000000007F
-:04AFCF00000000007E
-:04AFD000000000007D
-:04AFD100000000007C
-:04AFD200000000007B
-:04AFD300000000007A
-:04AFD4000000000079
-:04AFD5000000000078
-:04AFD6000000000077
-:04AFD7000000000076
-:04AFD8000000000075
-:04AFD9000000000074
-:04AFDA000000000073
-:04AFDB000000000072
-:04AFDC000000000071
-:04AFDD000000000070
-:04AFDE00000000006F
-:04AFDF00000000006E
-:04AFE000000000006D
-:04AFE100000000006C
-:04AFE200000000006B
-:04AFE300000000006A
-:04AFE4000000000069
-:04AFE5000000000068
-:04AFE6000000000067
-:04AFE7000000000066
-:04AFE8000000000065
-:04AFE9000000000064
-:04AFEA000000000063
-:04AFEB000000000062
-:04AFEC000000000061
-:04AFED000000000060
-:04AFEE00000000005F
-:04AFEF00000000005E
-:04AFF000000000005D
-:04AFF100000000005C
-:04AFF200000000005B
-:04AFF300000000005A
-:04AFF4000000000059
-:04AFF5000000000058
-:04AFF6000000000057
-:04AFF7000000000056
-:04AFF8000000000055
-:04AFF9000000000054
-:04AFFA000000000053
-:04AFFB000000000052
-:04AFFC000000000051
-:04AFFD000000000050
-:04AFFE00000000004F
-:04AFFF00000000004E
-:04B00000000000004C
-:04B00100000000004B
-:04B00200000000004A
-:04B003000000000049
-:04B004000000000048
-:04B005000000000047
-:04B006000000000046
-:04B007000000000045
-:04B008000000000044
-:04B009000000000043
-:04B00A000000000042
-:04B00B000000000041
-:04B00C000000000040
-:04B00D00000000003F
-:04B00E00000000003E
-:04B00F00000000003D
-:04B01000000000003C
-:04B01100000000003B
-:04B01200000000003A
-:04B013000000000039
-:04B014000000000038
-:04B015000000000037
-:04B016000000000036
-:04B017000000000035
-:04B018000000000034
-:04B019000000000033
-:04B01A000000000032
-:04B01B000000000031
-:04B01C000000000030
-:04B01D00000000002F
-:04B01E00000000002E
-:04B01F00000000002D
-:04B02000000000002C
-:04B02100000000002B
-:04B02200000000002A
-:04B023000000000029
-:04B024000000000028
-:04B025000000000027
-:04B026000000000026
-:04B027000000000025
-:04B028000000000024
-:04B029000000000023
-:04B02A000000000022
-:04B02B000000000021
-:04B02C000000000020
-:04B02D00000000001F
-:04B02E00000000001E
-:04B02F00000000001D
-:04B03000000000001C
-:04B03100000000001B
-:04B03200000000001A
-:04B033000000000019
-:04B034000000000018
-:04B035000000000017
-:04B036000000000016
-:04B037000000000015
-:04B038000000000014
-:04B039000000000013
-:04B03A000000000012
-:04B03B000000000011
-:04B03C000000000010
-:04B03D00000000000F
-:04B03E00000000000E
-:04B03F00000000000D
-:04B04000000000000C
-:04B04100000000000B
-:04B04200000000000A
-:04B043000000000009
-:04B044000000000008
-:04B045000000000007
-:04B046000000000006
-:04B047000000000005
-:04B048000000000004
-:04B049000000000003
-:04B04A000000000002
-:04B04B000000000001
-:04B04C000000000000
-:04B04D0000000000FF
-:04B04E0000000000FE
-:04B04F0000000000FD
-:04B0500000000000FC
-:04B0510000000000FB
-:04B0520000000000FA
-:04B0530000000000F9
-:04B0540000000000F8
-:04B0550000000000F7
-:04B0560000000000F6
-:04B0570000000000F5
-:04B0580000000000F4
-:04B0590000000000F3
-:04B05A0000000000F2
-:04B05B0000000000F1
-:04B05C0000000000F0
-:04B05D0000000000EF
-:04B05E0000000000EE
-:04B05F0000000000ED
-:04B0600000000000EC
-:04B0610000000000EB
-:04B0620000000000EA
-:04B0630000000000E9
-:04B0640000000000E8
-:04B0650000000000E7
-:04B0660000000000E6
-:04B0670000000000E5
-:04B0680000000000E4
-:04B0690000000000E3
-:04B06A0000000000E2
-:04B06B0000000000E1
-:04B06C0000000000E0
-:04B06D0000000000DF
-:04B06E0000000000DE
-:04B06F0000000000DD
-:04B0700000000000DC
-:04B0710000000000DB
-:04B0720000000000DA
-:04B0730000000000D9
-:04B0740000000000D8
-:04B0750000000000D7
-:04B0760000000000D6
-:04B0770000000000D5
-:04B0780000000000D4
-:04B0790000000000D3
-:04B07A0000000000D2
-:04B07B0000000000D1
-:04B07C0000000000D0
-:04B07D0000000000CF
-:04B07E0000000000CE
-:04B07F0000000000CD
-:04B0800000000000CC
-:04B0810000000000CB
-:04B0820000000000CA
-:04B0830000000000C9
-:04B0840000000000C8
-:04B0850000000000C7
-:04B0860000000000C6
-:04B0870000000000C5
-:04B0880000000000C4
-:04B0890000000000C3
-:04B08A0000000000C2
-:04B08B0000000000C1
-:04B08C0000000000C0
-:04B08D0000000000BF
-:04B08E0000000000BE
-:04B08F0000000000BD
-:04B0900000000000BC
-:04B0910000000000BB
-:04B0920000000000BA
-:04B0930000000000B9
-:04B0940000000000B8
-:04B0950000000000B7
-:04B0960000000000B6
-:04B0970000000000B5
-:04B0980000000000B4
-:04B0990000000000B3
-:04B09A0000000000B2
-:04B09B0000000000B1
-:04B09C0000000000B0
-:04B09D0000000000AF
-:04B09E0000000000AE
-:04B09F0000000000AD
-:04B0A00000000000AC
-:04B0A10000000000AB
-:04B0A20000000000AA
-:04B0A30000000000A9
-:04B0A40000000000A8
-:04B0A50000000000A7
-:04B0A60000000000A6
-:04B0A70000000000A5
-:04B0A80000000000A4
-:04B0A90000000000A3
-:04B0AA0000000000A2
-:04B0AB0000000000A1
-:04B0AC0000000000A0
-:04B0AD00000000009F
-:04B0AE00000000009E
-:04B0AF00000000009D
-:04B0B000000000009C
-:04B0B100000000009B
-:04B0B200000000009A
-:04B0B3000000000099
-:04B0B4000000000098
-:04B0B5000000000097
-:04B0B6000000000096
-:04B0B7000000000095
-:04B0B8000000000094
-:04B0B9000000000093
-:04B0BA000000000092
-:04B0BB000000000091
-:04B0BC000000000090
-:04B0BD00000000008F
-:04B0BE00000000008E
-:04B0BF00000000008D
-:04B0C000000000008C
-:04B0C100000000008B
-:04B0C200000000008A
-:04B0C3000000000089
-:04B0C4000000000088
-:04B0C5000000000087
-:04B0C6000000000086
-:04B0C7000000000085
-:04B0C8000000000084
-:04B0C9000000000083
-:04B0CA000000000082
-:04B0CB000000000081
-:04B0CC000000000080
-:04B0CD00000000007F
-:04B0CE00000000007E
-:04B0CF00000000007D
-:04B0D000000000007C
-:04B0D100000000007B
-:04B0D200000000007A
-:04B0D3000000000079
-:04B0D4000000000078
-:04B0D5000000000077
-:04B0D6000000000076
-:04B0D7000000000075
-:04B0D8000000000074
-:04B0D9000000000073
-:04B0DA000000000072
-:04B0DB000000000071
-:04B0DC000000000070
-:04B0DD00000000006F
-:04B0DE00000000006E
-:04B0DF00000000006D
-:04B0E000000000006C
-:04B0E100000000006B
-:04B0E200000000006A
-:04B0E3000000000069
-:04B0E4000000000068
-:04B0E5000000000067
-:04B0E6000000000066
-:04B0E7000000000065
-:04B0E8000000000064
-:04B0E9000000000063
-:04B0EA000000000062
-:04B0EB000000000061
-:04B0EC000000000060
-:04B0ED00000000005F
-:04B0EE00000000005E
-:04B0EF00000000005D
-:04B0F000000000005C
-:04B0F100000000005B
-:04B0F200000000005A
-:04B0F3000000000059
-:04B0F4000000000058
-:04B0F5000000000057
-:04B0F6000000000056
-:04B0F7000000000055
-:04B0F8000000000054
-:04B0F9000000000053
-:04B0FA000000000052
-:04B0FB000000000051
-:04B0FC000000000050
-:04B0FD00000000004F
-:04B0FE00000000004E
-:04B0FF00000000004D
-:04B10000000000004B
-:04B10100000000004A
-:04B102000000000049
-:04B103000000000048
-:04B104000000000047
-:04B105000000000046
-:04B106000000000045
-:04B107000000000044
-:04B108000000000043
-:04B109000000000042
-:04B10A000000000041
-:04B10B000000000040
-:04B10C00000000003F
-:04B10D00000000003E
-:04B10E00000000003D
-:04B10F00000000003C
-:04B11000000000003B
-:04B11100000000003A
-:04B112000000000039
-:04B113000000000038
-:04B114000000000037
-:04B115000000000036
-:04B116000000000035
-:04B117000000000034
-:04B118000000000033
-:04B119000000000032
-:04B11A000000000031
-:04B11B000000000030
-:04B11C00000000002F
-:04B11D00000000002E
-:04B11E00000000002D
-:04B11F00000000002C
-:04B12000000000002B
-:04B12100000000002A
-:04B122000000000029
-:04B123000000000028
-:04B124000000000027
-:04B125000000000026
-:04B126000000000025
-:04B127000000000024
-:04B128000000000023
-:04B129000000000022
-:04B12A000000000021
-:04B12B000000000020
-:04B12C00000000001F
-:04B12D00000000001E
-:04B12E00000000001D
-:04B12F00000000001C
-:04B13000000000001B
-:04B13100000000001A
-:04B132000000000019
-:04B133000000000018
-:04B134000000000017
-:04B135000000000016
-:04B136000000000015
-:04B137000000000014
-:04B138000000000013
-:04B139000000000012
-:04B13A000000000011
-:04B13B000000000010
-:04B13C00000000000F
-:04B13D00000000000E
-:04B13E00000000000D
-:04B13F00000000000C
-:04B14000000000000B
-:04B14100000000000A
-:04B142000000000009
-:04B143000000000008
-:04B144000000000007
-:04B145000000000006
-:04B146000000000005
-:04B147000000000004
-:04B148000000000003
-:04B149000000000002
-:04B14A000000000001
-:04B14B000000000000
-:04B14C0000000000FF
-:04B14D0000000000FE
-:04B14E0000000000FD
-:04B14F0000000000FC
-:04B1500000000000FB
-:04B1510000000000FA
-:04B1520000000000F9
-:04B1530000000000F8
-:04B1540000000000F7
-:04B1550000000000F6
-:04B1560000000000F5
-:04B1570000000000F4
-:04B1580000000000F3
-:04B1590000000000F2
-:04B15A0000000000F1
-:04B15B0000000000F0
-:04B15C0000000000EF
-:04B15D0000000000EE
-:04B15E0000000000ED
-:04B15F0000000000EC
-:04B1600000000000EB
-:04B1610000000000EA
-:04B1620000000000E9
-:04B1630000000000E8
-:04B1640000000000E7
-:04B1650000000000E6
-:04B1660000000000E5
-:04B1670000000000E4
-:04B1680000000000E3
-:04B1690000000000E2
-:04B16A0000000000E1
-:04B16B0000000000E0
-:04B16C0000000000DF
-:04B16D0000000000DE
-:04B16E0000000000DD
-:04B16F0000000000DC
-:04B1700000000000DB
-:04B1710000000000DA
-:04B1720000000000D9
-:04B1730000000000D8
-:04B1740000000000D7
-:04B1750000000000D6
-:04B1760000000000D5
-:04B1770000000000D4
-:04B1780000000000D3
-:04B1790000000000D2
-:04B17A0000000000D1
-:04B17B0000000000D0
-:04B17C0000000000CF
-:04B17D0000000000CE
-:04B17E0000000000CD
-:04B17F0000000000CC
-:04B1800000000000CB
-:04B1810000000000CA
-:04B1820000000000C9
-:04B1830000000000C8
-:04B1840000000000C7
-:04B1850000000000C6
-:04B1860000000000C5
-:04B1870000000000C4
-:04B1880000000000C3
-:04B1890000000000C2
-:04B18A0000000000C1
-:04B18B0000000000C0
-:04B18C0000000000BF
-:04B18D0000000000BE
-:04B18E0000000000BD
-:04B18F0000000000BC
-:04B1900000000000BB
-:04B1910000000000BA
-:04B1920000000000B9
-:04B1930000000000B8
-:04B1940000000000B7
-:04B1950000000000B6
-:04B1960000000000B5
-:04B1970000000000B4
-:04B1980000000000B3
-:04B1990000000000B2
-:04B19A0000000000B1
-:04B19B0000000000B0
-:04B19C0000000000AF
-:04B19D0000000000AE
-:04B19E0000000000AD
-:04B19F0000000000AC
-:04B1A00000000000AB
-:04B1A10000000000AA
-:04B1A20000000000A9
-:04B1A30000000000A8
-:04B1A40000000000A7
-:04B1A50000000000A6
-:04B1A60000000000A5
-:04B1A70000000000A4
-:04B1A80000000000A3
-:04B1A90000000000A2
-:04B1AA0000000000A1
-:04B1AB0000000000A0
-:04B1AC00000000009F
-:04B1AD00000000009E
-:04B1AE00000000009D
-:04B1AF00000000009C
-:04B1B000000000009B
-:04B1B100000000009A
-:04B1B2000000000099
-:04B1B3000000000098
-:04B1B4000000000097
-:04B1B5000000000096
-:04B1B6000000000095
-:04B1B7000000000094
-:04B1B8000000000093
-:04B1B9000000000092
-:04B1BA000000000091
-:04B1BB000000000090
-:04B1BC00000000008F
-:04B1BD00000000008E
-:04B1BE00000000008D
-:04B1BF00000000008C
-:04B1C000000000008B
-:04B1C100000000008A
-:04B1C2000000000089
-:04B1C3000000000088
-:04B1C4000000000087
-:04B1C5000000000086
-:04B1C6000000000085
-:04B1C7000000000084
-:04B1C8000000000083
-:04B1C9000000000082
-:04B1CA000000000081
-:04B1CB000000000080
-:04B1CC00000000007F
-:04B1CD00000000007E
-:04B1CE00000000007D
-:04B1CF00000000007C
-:04B1D000000000007B
-:04B1D100000000007A
-:04B1D2000000000079
-:04B1D3000000000078
-:04B1D4000000000077
-:04B1D5000000000076
-:04B1D6000000000075
-:04B1D7000000000074
-:04B1D8000000000073
-:04B1D9000000000072
-:04B1DA000000000071
-:04B1DB000000000070
-:04B1DC00000000006F
-:04B1DD00000000006E
-:04B1DE00000000006D
-:04B1DF00000000006C
-:04B1E000000000006B
-:04B1E100000000006A
-:04B1E2000000000069
-:04B1E3000000000068
-:04B1E4000000000067
-:04B1E5000000000066
-:04B1E6000000000065
-:04B1E7000000000064
-:04B1E8000000000063
-:04B1E9000000000062
-:04B1EA000000000061
-:04B1EB000000000060
-:04B1EC00000000005F
-:04B1ED00000000005E
-:04B1EE00000000005D
-:04B1EF00000000005C
-:04B1F000000000005B
-:04B1F100000000005A
-:04B1F2000000000059
-:04B1F3000000000058
-:04B1F4000000000057
-:04B1F5000000000056
-:04B1F6000000000055
-:04B1F7000000000054
-:04B1F8000000000053
-:04B1F9000000000052
-:04B1FA000000000051
-:04B1FB000000000050
-:04B1FC00000000004F
-:04B1FD00000000004E
-:04B1FE00000000004D
-:04B1FF00000000004C
-:04B20000000000004A
-:04B201000000000049
-:04B202000000000048
-:04B203000000000047
-:04B204000000000046
-:04B205000000000045
-:04B206000000000044
-:04B207000000000043
-:04B208000000000042
-:04B209000000000041
-:04B20A000000000040
-:04B20B00000000003F
-:04B20C00000000003E
-:04B20D00000000003D
-:04B20E00000000003C
-:04B20F00000000003B
-:04B21000000000003A
-:04B211000000000039
-:04B212000000000038
-:04B213000000000037
-:04B214000000000036
-:04B215000000000035
-:04B216000000000034
-:04B217000000000033
-:04B218000000000032
-:04B219000000000031
-:04B21A000000000030
-:04B21B00000000002F
-:04B21C00000000002E
-:04B21D00000000002D
-:04B21E00000000002C
-:04B21F00000000002B
-:04B22000000000002A
-:04B221000000000029
-:04B222000000000028
-:04B223000000000027
-:04B224000000000026
-:04B225000000000025
-:04B226000000000024
-:04B227000000000023
-:04B228000000000022
-:04B229000000000021
-:04B22A000000000020
-:04B22B00000000001F
-:04B22C00000000001E
-:04B22D00000000001D
-:04B22E00000000001C
-:04B22F00000000001B
-:04B23000000000001A
-:04B231000000000019
-:04B232000000000018
-:04B233000000000017
-:04B234000000000016
-:04B235000000000015
-:04B236000000000014
-:04B237000000000013
-:04B238000000000012
-:04B239000000000011
-:04B23A000000000010
-:04B23B00000000000F
-:04B23C00000000000E
-:04B23D00000000000D
-:04B23E00000000000C
-:04B23F00000000000B
-:04B24000000000000A
-:04B241000000000009
-:04B242000000000008
-:04B243000000000007
-:04B244000000000006
-:04B245000000000005
-:04B246000000000004
-:04B247000000000003
-:04B248000000000002
-:04B249000000000001
-:04B24A000000000000
-:04B24B0000000000FF
-:04B24C0000000000FE
-:04B24D0000000000FD
-:04B24E0000000000FC
-:04B24F0000000000FB
-:04B2500000000000FA
-:04B2510000000000F9
-:04B2520000000000F8
-:04B2530000000000F7
-:04B2540000000000F6
-:04B2550000000000F5
-:04B2560000000000F4
-:04B2570000000000F3
-:04B2580000000000F2
-:04B2590000000000F1
-:04B25A0000000000F0
-:04B25B0000000000EF
-:04B25C0000000000EE
-:04B25D0000000000ED
-:04B25E0000000000EC
-:04B25F0000000000EB
-:04B2600000000000EA
-:04B2610000000000E9
-:04B2620000000000E8
-:04B2630000000000E7
-:04B2640000000000E6
-:04B2650000000000E5
-:04B2660000000000E4
-:04B2670000000000E3
-:04B2680000000000E2
-:04B2690000000000E1
-:04B26A0000000000E0
-:04B26B0000000000DF
-:04B26C0000000000DE
-:04B26D0000000000DD
-:04B26E0000000000DC
-:04B26F0000000000DB
-:04B2700000000000DA
-:04B2710000000000D9
-:04B2720000000000D8
-:04B2730000000000D7
-:04B2740000000000D6
-:04B2750000000000D5
-:04B2760000000000D4
-:04B2770000000000D3
-:04B2780000000000D2
-:04B2790000000000D1
-:04B27A0000000000D0
-:04B27B0000000000CF
-:04B27C0000000000CE
-:04B27D0000000000CD
-:04B27E0000000000CC
-:04B27F0000000000CB
-:04B2800000000000CA
-:04B2810000000000C9
-:04B2820000000000C8
-:04B2830000000000C7
-:04B2840000000000C6
-:04B2850000000000C5
-:04B2860000000000C4
-:04B2870000000000C3
-:04B2880000000000C2
-:04B2890000000000C1
-:04B28A0000000000C0
-:04B28B0000000000BF
-:04B28C0000000000BE
-:04B28D0000000000BD
-:04B28E0000000000BC
-:04B28F0000000000BB
-:04B2900000000000BA
-:04B2910000000000B9
-:04B2920000000000B8
-:04B2930000000000B7
-:04B2940000000000B6
-:04B2950000000000B5
-:04B2960000000000B4
-:04B2970000000000B3
-:04B2980000000000B2
-:04B2990000000000B1
-:04B29A0000000000B0
-:04B29B0000000000AF
-:04B29C0000000000AE
-:04B29D0000000000AD
-:04B29E0000000000AC
-:04B29F0000000000AB
-:04B2A00000000000AA
-:04B2A10000000000A9
-:04B2A20000000000A8
-:04B2A30000000000A7
-:04B2A40000000000A6
-:04B2A50000000000A5
-:04B2A60000000000A4
-:04B2A70000000000A3
-:04B2A80000000000A2
-:04B2A90000000000A1
-:04B2AA0000000000A0
-:04B2AB00000000009F
-:04B2AC00000000009E
-:04B2AD00000000009D
-:04B2AE00000000009C
-:04B2AF00000000009B
-:04B2B000000000009A
-:04B2B1000000000099
-:04B2B2000000000098
-:04B2B3000000000097
-:04B2B4000000000096
-:04B2B5000000000095
-:04B2B6000000000094
-:04B2B7000000000093
-:04B2B8000000000092
-:04B2B9000000000091
-:04B2BA000000000090
-:04B2BB00000000008F
-:04B2BC00000000008E
-:04B2BD00000000008D
-:04B2BE00000000008C
-:04B2BF00000000008B
-:04B2C000000000008A
-:04B2C1000000000089
-:04B2C2000000000088
-:04B2C3000000000087
-:04B2C4000000000086
-:04B2C5000000000085
-:04B2C6000000000084
-:04B2C7000000000083
-:04B2C8000000000082
-:04B2C9000000000081
-:04B2CA000000000080
-:04B2CB00000000007F
-:04B2CC00000000007E
-:04B2CD00000000007D
-:04B2CE00000000007C
-:04B2CF00000000007B
-:04B2D000000000007A
-:04B2D1000000000079
-:04B2D2000000000078
-:04B2D3000000000077
-:04B2D4000000000076
-:04B2D5000000000075
-:04B2D6000000000074
-:04B2D7000000000073
-:04B2D8000000000072
-:04B2D9000000000071
-:04B2DA000000000070
-:04B2DB00000000006F
-:04B2DC00000000006E
-:04B2DD00000000006D
-:04B2DE00000000006C
-:04B2DF00000000006B
-:04B2E000000000006A
-:04B2E1000000000069
-:04B2E2000000000068
-:04B2E3000000000067
-:04B2E4000000000066
-:04B2E5000000000065
-:04B2E6000000000064
-:04B2E7000000000063
-:04B2E8000000000062
-:04B2E9000000000061
-:04B2EA000000000060
-:04B2EB00000000005F
-:04B2EC00000000005E
-:04B2ED00000000005D
-:04B2EE00000000005C
-:04B2EF00000000005B
-:04B2F000000000005A
-:04B2F1000000000059
-:04B2F2000000000058
-:04B2F3000000000057
-:04B2F4000000000056
-:04B2F5000000000055
-:04B2F6000000000054
-:04B2F7000000000053
-:04B2F8000000000052
-:04B2F9000000000051
-:04B2FA000000000050
-:04B2FB00000000004F
-:04B2FC00000000004E
-:04B2FD00000000004D
-:04B2FE00000000004C
-:04B2FF00000000004B
-:04B300000000000049
-:04B301000000000048
-:04B302000000000047
-:04B303000000000046
-:04B304000000000045
-:04B305000000000044
-:04B306000000000043
-:04B307000000000042
-:04B308000000000041
-:04B309000000000040
-:04B30A00000000003F
-:04B30B00000000003E
-:04B30C00000000003D
-:04B30D00000000003C
-:04B30E00000000003B
-:04B30F00000000003A
-:04B310000000000039
-:04B311000000000038
-:04B312000000000037
-:04B313000000000036
-:04B314000000000035
-:04B315000000000034
-:04B316000000000033
-:04B317000000000032
-:04B318000000000031
-:04B319000000000030
-:04B31A00000000002F
-:04B31B00000000002E
-:04B31C00000000002D
-:04B31D00000000002C
-:04B31E00000000002B
-:04B31F00000000002A
-:04B320000000000029
-:04B321000000000028
-:04B322000000000027
-:04B323000000000026
-:04B324000000000025
-:04B325000000000024
-:04B326000000000023
-:04B327000000000022
-:04B328000000000021
-:04B329000000000020
-:04B32A00000000001F
-:04B32B00000000001E
-:04B32C00000000001D
-:04B32D00000000001C
-:04B32E00000000001B
-:04B32F00000000001A
-:04B330000000000019
-:04B331000000000018
-:04B332000000000017
-:04B333000000000016
-:04B334000000000015
-:04B335000000000014
-:04B336000000000013
-:04B337000000000012
-:04B338000000000011
-:04B339000000000010
-:04B33A00000000000F
-:04B33B00000000000E
-:04B33C00000000000D
-:04B33D00000000000C
-:04B33E00000000000B
-:04B33F00000000000A
-:04B340000000000009
-:04B341000000000008
-:04B342000000000007
-:04B343000000000006
-:04B344000000000005
-:04B345000000000004
-:04B346000000000003
-:04B347000000000002
-:04B348000000000001
-:04B349000000000000
-:04B34A0000000000FF
-:04B34B0000000000FE
-:04B34C0000000000FD
-:04B34D0000000000FC
-:04B34E0000000000FB
-:04B34F0000000000FA
-:04B3500000000000F9
-:04B3510000000000F8
-:04B3520000000000F7
-:04B3530000000000F6
-:04B3540000000000F5
-:04B3550000000000F4
-:04B3560000000000F3
-:04B3570000000000F2
-:04B3580000000000F1
-:04B3590000000000F0
-:04B35A0000000000EF
-:04B35B0000000000EE
-:04B35C0000000000ED
-:04B35D0000000000EC
-:04B35E0000000000EB
-:04B35F0000000000EA
-:04B3600000000000E9
-:04B3610000000000E8
-:04B3620000000000E7
-:04B3630000000000E6
-:04B3640000000000E5
-:04B3650000000000E4
-:04B3660000000000E3
-:04B3670000000000E2
-:04B3680000000000E1
-:04B3690000000000E0
-:04B36A0000000000DF
-:04B36B0000000000DE
-:04B36C0000000000DD
-:04B36D0000000000DC
-:04B36E0000000000DB
-:04B36F0000000000DA
-:04B3700000000000D9
-:04B3710000000000D8
-:04B3720000000000D7
-:04B3730000000000D6
-:04B3740000000000D5
-:04B3750000000000D4
-:04B3760000000000D3
-:04B3770000000000D2
-:04B3780000000000D1
-:04B3790000000000D0
-:04B37A0000000000CF
-:04B37B0000000000CE
-:04B37C0000000000CD
-:04B37D0000000000CC
-:04B37E0000000000CB
-:04B37F0000000000CA
-:04B3800000000000C9
-:04B3810000000000C8
-:04B3820000000000C7
-:04B3830000000000C6
-:04B3840000000000C5
-:04B3850000000000C4
-:04B3860000000000C3
-:04B3870000000000C2
-:04B3880000000000C1
-:04B3890000000000C0
-:04B38A0000000000BF
-:04B38B0000000000BE
-:04B38C0000000000BD
-:04B38D0000000000BC
-:04B38E0000000000BB
-:04B38F0000000000BA
-:04B3900000000000B9
-:04B3910000000000B8
-:04B3920000000000B7
-:04B3930000000000B6
-:04B3940000000000B5
-:04B3950000000000B4
-:04B3960000000000B3
-:04B3970000000000B2
-:04B3980000000000B1
-:04B3990000000000B0
-:04B39A0000000000AF
-:04B39B0000000000AE
-:04B39C0000000000AD
-:04B39D0000000000AC
-:04B39E0000000000AB
-:04B39F0000000000AA
-:04B3A00000000000A9
-:04B3A10000000000A8
-:04B3A20000000000A7
-:04B3A30000000000A6
-:04B3A40000000000A5
-:04B3A50000000000A4
-:04B3A60000000000A3
-:04B3A70000000000A2
-:04B3A80000000000A1
-:04B3A90000000000A0
-:04B3AA00000000009F
-:04B3AB00000000009E
-:04B3AC00000000009D
-:04B3AD00000000009C
-:04B3AE00000000009B
-:04B3AF00000000009A
-:04B3B0000000000099
-:04B3B1000000000098
-:04B3B2000000000097
-:04B3B3000000000096
-:04B3B4000000000095
-:04B3B5000000000094
-:04B3B6000000000093
-:04B3B7000000000092
-:04B3B8000000000091
-:04B3B9000000000090
-:04B3BA00000000008F
-:04B3BB00000000008E
-:04B3BC00000000008D
-:04B3BD00000000008C
-:04B3BE00000000008B
-:04B3BF00000000008A
-:04B3C0000000000089
-:04B3C1000000000088
-:04B3C2000000000087
-:04B3C3000000000086
-:04B3C4000000000085
-:04B3C5000000000084
-:04B3C6000000000083
-:04B3C7000000000082
-:04B3C8000000000081
-:04B3C9000000000080
-:04B3CA00000000007F
-:04B3CB00000000007E
-:04B3CC00000000007D
-:04B3CD00000000007C
-:04B3CE00000000007B
-:04B3CF00000000007A
-:04B3D0000000000079
-:04B3D1000000000078
-:04B3D2000000000077
-:04B3D3000000000076
-:04B3D4000000000075
-:04B3D5000000000074
-:04B3D6000000000073
-:04B3D7000000000072
-:04B3D8000000000071
-:04B3D9000000000070
-:04B3DA00000000006F
-:04B3DB00000000006E
-:04B3DC00000000006D
-:04B3DD00000000006C
-:04B3DE00000000006B
-:04B3DF00000000006A
-:04B3E0000000000069
-:04B3E1000000000068
-:04B3E2000000000067
-:04B3E3000000000066
-:04B3E4000000000065
-:04B3E5000000000064
-:04B3E6000000000063
-:04B3E7000000000062
-:04B3E8000000000061
-:04B3E9000000000060
-:04B3EA00000000005F
-:04B3EB00000000005E
-:04B3EC00000000005D
-:04B3ED00000000005C
-:04B3EE00000000005B
-:04B3EF00000000005A
-:04B3F0000000000059
-:04B3F1000000000058
-:04B3F2000000000057
-:04B3F3000000000056
-:04B3F4000000000055
-:04B3F5000000000054
-:04B3F6000000000053
-:04B3F7000000000052
-:04B3F8000000000051
-:04B3F9000000000050
-:04B3FA00000000004F
-:04B3FB00000000004E
-:04B3FC00000000004D
-:04B3FD00000000004C
-:04B3FE00000000004B
-:04B3FF00000000004A
-:04B400000000000048
-:04B401000000000047
-:04B402000000000046
-:04B403000000000045
-:04B404000000000044
-:04B405000000000043
-:04B406000000000042
-:04B407000000000041
-:04B408000000000040
-:04B40900000000003F
-:04B40A00000000003E
-:04B40B00000000003D
-:04B40C00000000003C
-:04B40D00000000003B
-:04B40E00000000003A
-:04B40F000000000039
-:04B410000000000038
-:04B411000000000037
-:04B412000000000036
-:04B413000000000035
-:04B414000000000034
-:04B415000000000033
-:04B416000000000032
-:04B417000000000031
-:04B418000000000030
-:04B41900000000002F
-:04B41A00000000002E
-:04B41B00000000002D
-:04B41C00000000002C
-:04B41D00000000002B
-:04B41E00000000002A
-:04B41F000000000029
-:04B420000000000028
-:04B421000000000027
-:04B422000000000026
-:04B423000000000025
-:04B424000000000024
-:04B425000000000023
-:04B426000000000022
-:04B427000000000021
-:04B428000000000020
-:04B42900000000001F
-:04B42A00000000001E
-:04B42B00000000001D
-:04B42C00000000001C
-:04B42D00000000001B
-:04B42E00000000001A
-:04B42F000000000019
-:04B430000000000018
-:04B431000000000017
-:04B432000000000016
-:04B433000000000015
-:04B434000000000014
-:04B435000000000013
-:04B436000000000012
-:04B437000000000011
-:04B438000000000010
-:04B43900000000000F
-:04B43A00000000000E
-:04B43B00000000000D
-:04B43C00000000000C
-:04B43D00000000000B
-:04B43E00000000000A
-:04B43F000000000009
-:04B440000000000008
-:04B441000000000007
-:04B442000000000006
-:04B443000000000005
-:04B444000000000004
-:04B445000000000003
-:04B446000000000002
-:04B447000000000001
-:04B448000000000000
-:04B4490000000000FF
-:04B44A0000000000FE
-:04B44B0000000000FD
-:04B44C0000000000FC
-:04B44D0000000000FB
-:04B44E0000000000FA
-:04B44F0000000000F9
-:04B4500000000000F8
-:04B4510000000000F7
-:04B4520000000000F6
-:04B4530000000000F5
-:04B4540000000000F4
-:04B4550000000000F3
-:04B4560000000000F2
-:04B4570000000000F1
-:04B4580000000000F0
-:04B4590000000000EF
-:04B45A0000000000EE
-:04B45B0000000000ED
-:04B45C0000000000EC
-:04B45D0000000000EB
-:04B45E0000000000EA
-:04B45F0000000000E9
-:04B4600000000000E8
-:04B4610000000000E7
-:04B4620000000000E6
-:04B4630000000000E5
-:04B4640000000000E4
-:04B4650000000000E3
-:04B4660000000000E2
-:04B4670000000000E1
-:04B4680000000000E0
-:04B4690000000000DF
-:04B46A0000000000DE
-:04B46B0000000000DD
-:04B46C0000000000DC
-:04B46D0000000000DB
-:04B46E0000000000DA
-:04B46F0000000000D9
-:04B4700000000000D8
-:04B4710000000000D7
-:04B4720000000000D6
-:04B4730000000000D5
-:04B4740000000000D4
-:04B4750000000000D3
-:04B4760000000000D2
-:04B4770000000000D1
-:04B4780000000000D0
-:04B4790000000000CF
-:04B47A0000000000CE
-:04B47B0000000000CD
-:04B47C0000000000CC
-:04B47D0000000000CB
-:04B47E0000000000CA
-:04B47F0000000000C9
-:04B4800000000000C8
-:04B4810000000000C7
-:04B4820000000000C6
-:04B4830000000000C5
-:04B4840000000000C4
-:04B4850000000000C3
-:04B4860000000000C2
-:04B4870000000000C1
-:04B4880000000000C0
-:04B4890000000000BF
-:04B48A0000000000BE
-:04B48B0000000000BD
-:04B48C0000000000BC
-:04B48D0000000000BB
-:04B48E0000000000BA
-:04B48F0000000000B9
-:04B4900000000000B8
-:04B4910000000000B7
-:04B4920000000000B6
-:04B4930000000000B5
-:04B4940000000000B4
-:04B4950000000000B3
-:04B4960000000000B2
-:04B4970000000000B1
-:04B4980000000000B0
-:04B4990000000000AF
-:04B49A0000000000AE
-:04B49B0000000000AD
-:04B49C0000000000AC
-:04B49D0000000000AB
-:04B49E0000000000AA
-:04B49F0000000000A9
-:04B4A00000000000A8
-:04B4A10000000000A7
-:04B4A20000000000A6
-:04B4A30000000000A5
-:04B4A40000000000A4
-:04B4A50000000000A3
-:04B4A60000000000A2
-:04B4A70000000000A1
-:04B4A80000000000A0
-:04B4A900000000009F
-:04B4AA00000000009E
-:04B4AB00000000009D
-:04B4AC00000000009C
-:04B4AD00000000009B
-:04B4AE00000000009A
-:04B4AF000000000099
-:04B4B0000000000098
-:04B4B1000000000097
-:04B4B2000000000096
-:04B4B3000000000095
-:04B4B4000000000094
-:04B4B5000000000093
-:04B4B6000000000092
-:04B4B7000000000091
-:04B4B8000000000090
-:04B4B900000000008F
-:04B4BA00000000008E
-:04B4BB00000000008D
-:04B4BC00000000008C
-:04B4BD00000000008B
-:04B4BE00000000008A
-:04B4BF000000000089
-:04B4C0000000000088
-:04B4C1000000000087
-:04B4C2000000000086
-:04B4C3000000000085
-:04B4C4000000000084
-:04B4C5000000000083
-:04B4C6000000000082
-:04B4C7000000000081
-:04B4C8000000000080
-:04B4C900000000007F
-:04B4CA00000000007E
-:04B4CB00000000007D
-:04B4CC00000000007C
-:04B4CD00000000007B
-:04B4CE00000000007A
-:04B4CF000000000079
-:04B4D0000000000078
-:04B4D1000000000077
-:04B4D2000000000076
-:04B4D3000000000075
-:04B4D4000000000074
-:04B4D5000000000073
-:04B4D6000000000072
-:04B4D7000000000071
-:04B4D8000000000070
-:04B4D900000000006F
-:04B4DA00000000006E
-:04B4DB00000000006D
-:04B4DC00000000006C
-:04B4DD00000000006B
-:04B4DE00000000006A
-:04B4DF000000000069
-:04B4E0000000000068
-:04B4E1000000000067
-:04B4E2000000000066
-:04B4E3000000000065
-:04B4E4000000000064
-:04B4E5000000000063
-:04B4E6000000000062
-:04B4E7000000000061
-:04B4E8000000000060
-:04B4E900000000005F
-:04B4EA00000000005E
-:04B4EB00000000005D
-:04B4EC00000000005C
-:04B4ED00000000005B
-:04B4EE00000000005A
-:04B4EF000000000059
-:04B4F0000000000058
-:04B4F1000000000057
-:04B4F2000000000056
-:04B4F3000000000055
-:04B4F4000000000054
-:04B4F5000000000053
-:04B4F6000000000052
-:04B4F7000000000051
-:04B4F8000000000050
-:04B4F900000000004F
-:04B4FA00000000004E
-:04B4FB00000000004D
-:04B4FC00000000004C
-:04B4FD00000000004B
-:04B4FE00000000004A
-:04B4FF000000000049
-:04B500000000000047
-:04B501000000000046
-:04B502000000000045
-:04B503000000000044
-:04B504000000000043
-:04B505000000000042
-:04B506000000000041
-:04B507000000000040
-:04B50800000000003F
-:04B50900000000003E
-:04B50A00000000003D
-:04B50B00000000003C
-:04B50C00000000003B
-:04B50D00000000003A
-:04B50E000000000039
-:04B50F000000000038
-:04B510000000000037
-:04B511000000000036
-:04B512000000000035
-:04B513000000000034
-:04B514000000000033
-:04B515000000000032
-:04B516000000000031
-:04B517000000000030
-:04B51800000000002F
-:04B51900000000002E
-:04B51A00000000002D
-:04B51B00000000002C
-:04B51C00000000002B
-:04B51D00000000002A
-:04B51E000000000029
-:04B51F000000000028
-:04B520000000000027
-:04B521000000000026
-:04B522000000000025
-:04B523000000000024
-:04B524000000000023
-:04B525000000000022
-:04B526000000000021
-:04B527000000000020
-:04B52800000000001F
-:04B52900000000001E
-:04B52A00000000001D
-:04B52B00000000001C
-:04B52C00000000001B
-:04B52D00000000001A
-:04B52E000000000019
-:04B52F000000000018
-:04B530000000000017
-:04B531000000000016
-:04B532000000000015
-:04B533000000000014
-:04B534000000000013
-:04B535000000000012
-:04B536000000000011
-:04B537000000000010
-:04B53800000000000F
-:04B53900000000000E
-:04B53A00000000000D
-:04B53B00000000000C
-:04B53C00000000000B
-:04B53D00000000000A
-:04B53E000000000009
-:04B53F000000000008
-:04B540000000000007
-:04B541000000000006
-:04B542000000000005
-:04B543000000000004
-:04B544000000000003
-:04B545000000000002
-:04B546000000000001
-:04B547000000000000
-:04B5480000000000FF
-:04B5490000000000FE
-:04B54A0000000000FD
-:04B54B0000000000FC
-:04B54C0000000000FB
-:04B54D0000000000FA
-:04B54E0000000000F9
-:04B54F0000000000F8
-:04B5500000000000F7
-:04B5510000000000F6
-:04B5520000000000F5
-:04B5530000000000F4
-:04B5540000000000F3
-:04B5550000000000F2
-:04B5560000000000F1
-:04B5570000000000F0
-:04B5580000000000EF
-:04B5590000000000EE
-:04B55A0000000000ED
-:04B55B0000000000EC
-:04B55C0000000000EB
-:04B55D0000000000EA
-:04B55E0000000000E9
-:04B55F0000000000E8
-:04B5600000000000E7
-:04B5610000000000E6
-:04B5620000000000E5
-:04B5630000000000E4
-:04B5640000000000E3
-:04B5650000000000E2
-:04B5660000000000E1
-:04B5670000000000E0
-:04B5680000000000DF
-:04B5690000000000DE
-:04B56A0000000000DD
-:04B56B0000000000DC
-:04B56C0000000000DB
-:04B56D0000000000DA
-:04B56E0000000000D9
-:04B56F0000000000D8
-:04B5700000000000D7
-:04B5710000000000D6
-:04B5720000000000D5
-:04B5730000000000D4
-:04B5740000000000D3
-:04B5750000000000D2
-:04B5760000000000D1
-:04B5770000000000D0
-:04B5780000000000CF
-:04B5790000000000CE
-:04B57A0000000000CD
-:04B57B0000000000CC
-:04B57C0000000000CB
-:04B57D0000000000CA
-:04B57E0000000000C9
-:04B57F0000000000C8
-:04B5800000000000C7
-:04B5810000000000C6
-:04B5820000000000C5
-:04B5830000000000C4
-:04B5840000000000C3
-:04B5850000000000C2
-:04B5860000000000C1
-:04B5870000000000C0
-:04B5880000000000BF
-:04B5890000000000BE
-:04B58A0000000000BD
-:04B58B0000000000BC
-:04B58C0000000000BB
-:04B58D0000000000BA
-:04B58E0000000000B9
-:04B58F0000000000B8
-:04B5900000000000B7
-:04B5910000000000B6
-:04B5920000000000B5
-:04B5930000000000B4
-:04B5940000000000B3
-:04B5950000000000B2
-:04B5960000000000B1
-:04B5970000000000B0
-:04B5980000000000AF
-:04B5990000000000AE
-:04B59A0000000000AD
-:04B59B0000000000AC
-:04B59C0000000000AB
-:04B59D0000000000AA
-:04B59E0000000000A9
-:04B59F0000000000A8
-:04B5A00000000000A7
-:04B5A10000000000A6
-:04B5A20000000000A5
-:04B5A30000000000A4
-:04B5A40000000000A3
-:04B5A50000000000A2
-:04B5A60000000000A1
-:04B5A70000000000A0
-:04B5A800000000009F
-:04B5A900000000009E
-:04B5AA00000000009D
-:04B5AB00000000009C
-:04B5AC00000000009B
-:04B5AD00000000009A
-:04B5AE000000000099
-:04B5AF000000000098
-:04B5B0000000000097
-:04B5B1000000000096
-:04B5B2000000000095
-:04B5B3000000000094
-:04B5B4000000000093
-:04B5B5000000000092
-:04B5B6000000000091
-:04B5B7000000000090
-:04B5B800000000008F
-:04B5B900000000008E
-:04B5BA00000000008D
-:04B5BB00000000008C
-:04B5BC00000000008B
-:04B5BD00000000008A
-:04B5BE000000000089
-:04B5BF000000000088
-:04B5C0000000000087
-:04B5C1000000000086
-:04B5C2000000000085
-:04B5C3000000000084
-:04B5C4000000000083
-:04B5C5000000000082
-:04B5C6000000000081
-:04B5C7000000000080
-:04B5C800000000007F
-:04B5C900000000007E
-:04B5CA00000000007D
-:04B5CB00000000007C
-:04B5CC00000000007B
-:04B5CD00000000007A
-:04B5CE000000000079
-:04B5CF000000000078
-:04B5D0000000000077
-:04B5D1000000000076
-:04B5D2000000000075
-:04B5D3000000000074
-:04B5D4000000000073
-:04B5D5000000000072
-:04B5D6000000000071
-:04B5D7000000000070
-:04B5D800000000006F
-:04B5D900000000006E
-:04B5DA00000000006D
-:04B5DB00000000006C
-:04B5DC00000000006B
-:04B5DD00000000006A
-:04B5DE000000000069
-:04B5DF000000000068
-:04B5E0000000000067
-:04B5E1000000000066
-:04B5E2000000000065
-:04B5E3000000000064
-:04B5E4000000000063
-:04B5E5000000000062
-:04B5E6000000000061
-:04B5E7000000000060
-:04B5E800000000005F
-:04B5E900000000005E
-:04B5EA00000000005D
-:04B5EB00000000005C
-:04B5EC00000000005B
-:04B5ED00000000005A
-:04B5EE000000000059
-:04B5EF000000000058
-:04B5F0000000000057
-:04B5F1000000000056
-:04B5F2000000000055
-:04B5F3000000000054
-:04B5F4000000000053
-:04B5F5000000000052
-:04B5F6000000000051
-:04B5F7000000000050
-:04B5F800000000004F
-:04B5F900000000004E
-:04B5FA00000000004D
-:04B5FB00000000004C
-:04B5FC00000000004B
-:04B5FD00000000004A
-:04B5FE000000000049
-:04B5FF000000000048
-:04B600000000000046
-:04B601000000000045
-:04B602000000000044
-:04B603000000000043
-:04B604000000000042
-:04B605000000000041
-:04B606000000000040
-:04B60700000000003F
-:04B60800000000003E
-:04B60900000000003D
-:04B60A00000000003C
-:04B60B00000000003B
-:04B60C00000000003A
-:04B60D000000000039
-:04B60E000000000038
-:04B60F000000000037
-:04B610000000000036
-:04B611000000000035
-:04B612000000000034
-:04B613000000000033
-:04B614000000000032
-:04B615000000000031
-:04B616000000000030
-:04B61700000000002F
-:04B61800000000002E
-:04B61900000000002D
-:04B61A00000000002C
-:04B61B00000000002B
-:04B61C00000000002A
-:04B61D000000000029
-:04B61E000000000028
-:04B61F000000000027
-:04B620000000000026
-:04B621000000000025
-:04B622000000000024
-:04B623000000000023
-:04B624000000000022
-:04B625000000000021
-:04B626000000000020
-:04B62700000000001F
-:04B62800000000001E
-:04B62900000000001D
-:04B62A00000000001C
-:04B62B00000000001B
-:04B62C00000000001A
-:04B62D000000000019
-:04B62E000000000018
-:04B62F000000000017
-:04B630000000000016
-:04B631000000000015
-:04B632000000000014
-:04B633000000000013
-:04B634000000000012
-:04B635000000000011
-:04B636000000000010
-:04B63700000000000F
-:04B63800000000000E
-:04B63900000000000D
-:04B63A00000000000C
-:04B63B00000000000B
-:04B63C00000000000A
-:04B63D000000000009
-:04B63E000000000008
-:04B63F000000000007
-:04B640000000000006
-:04B641000000000005
-:04B642000000000004
-:04B643000000000003
-:04B644000000000002
-:04B645000000000001
-:04B646000000000000
-:04B6470000000000FF
-:04B6480000000000FE
-:04B6490000000000FD
-:04B64A0000000000FC
-:04B64B0000000000FB
-:04B64C0000000000FA
-:04B64D0000000000F9
-:04B64E0000000000F8
-:04B64F0000000000F7
-:04B6500000000000F6
-:04B6510000000000F5
-:04B6520000000000F4
-:04B6530000000000F3
-:04B6540000000000F2
-:04B6550000000000F1
-:04B6560000000000F0
-:04B6570000000000EF
-:04B6580000000000EE
-:04B6590000000000ED
-:04B65A0000000000EC
-:04B65B0000000000EB
-:04B65C0000000000EA
-:04B65D0000000000E9
-:04B65E0000000000E8
-:04B65F0000000000E7
-:04B6600000000000E6
-:04B6610000000000E5
-:04B6620000000000E4
-:04B6630000000000E3
-:04B6640000000000E2
-:04B6650000000000E1
-:04B6660000000000E0
-:04B6670000000000DF
-:04B6680000000000DE
-:04B6690000000000DD
-:04B66A0000000000DC
-:04B66B0000000000DB
-:04B66C0000000000DA
-:04B66D0000000000D9
-:04B66E0000000000D8
-:04B66F0000000000D7
-:04B6700000000000D6
-:04B6710000000000D5
-:04B6720000000000D4
-:04B6730000000000D3
-:04B6740000000000D2
-:04B6750000000000D1
-:04B6760000000000D0
-:04B6770000000000CF
-:04B6780000000000CE
-:04B6790000000000CD
-:04B67A0000000000CC
-:04B67B0000000000CB
-:04B67C0000000000CA
-:04B67D0000000000C9
-:04B67E0000000000C8
-:04B67F0000000000C7
-:04B6800000000000C6
-:04B6810000000000C5
-:04B6820000000000C4
-:04B6830000000000C3
-:04B6840000000000C2
-:04B6850000000000C1
-:04B6860000000000C0
-:04B6870000000000BF
-:04B6880000000000BE
-:04B6890000000000BD
-:04B68A0000000000BC
-:04B68B0000000000BB
-:04B68C0000000000BA
-:04B68D0000000000B9
-:04B68E0000000000B8
-:04B68F0000000000B7
-:04B6900000000000B6
-:04B6910000000000B5
-:04B6920000000000B4
-:04B6930000000000B3
-:04B6940000000000B2
-:04B6950000000000B1
-:04B6960000000000B0
-:04B6970000000000AF
-:04B6980000000000AE
-:04B6990000000000AD
-:04B69A0000000000AC
-:04B69B0000000000AB
-:04B69C0000000000AA
-:04B69D0000000000A9
-:04B69E0000000000A8
-:04B69F0000000000A7
-:04B6A00000000000A6
-:04B6A10000000000A5
-:04B6A20000000000A4
-:04B6A30000000000A3
-:04B6A40000000000A2
-:04B6A50000000000A1
-:04B6A60000000000A0
-:04B6A700000000009F
-:04B6A800000000009E
-:04B6A900000000009D
-:04B6AA00000000009C
-:04B6AB00000000009B
-:04B6AC00000000009A
-:04B6AD000000000099
-:04B6AE000000000098
-:04B6AF000000000097
-:04B6B0000000000096
-:04B6B1000000000095
-:04B6B2000000000094
-:04B6B3000000000093
-:04B6B4000000000092
-:04B6B5000000000091
-:04B6B6000000000090
-:04B6B700000000008F
-:04B6B800000000008E
-:04B6B900000000008D
-:04B6BA00000000008C
-:04B6BB00000000008B
-:04B6BC00000000008A
-:04B6BD000000000089
-:04B6BE000000000088
-:04B6BF000000000087
-:04B6C0000000000086
-:04B6C1000000000085
-:04B6C2000000000084
-:04B6C3000000000083
-:04B6C4000000000082
-:04B6C5000000000081
-:04B6C6000000000080
-:04B6C700000000007F
-:04B6C800000000007E
-:04B6C900000000007D
-:04B6CA00000000007C
-:04B6CB00000000007B
-:04B6CC00000000007A
-:04B6CD000000000079
-:04B6CE000000000078
-:04B6CF000000000077
-:04B6D0000000000076
-:04B6D1000000000075
-:04B6D2000000000074
-:04B6D3000000000073
-:04B6D4000000000072
-:04B6D5000000000071
-:04B6D6000000000070
-:04B6D700000000006F
-:04B6D800000000006E
-:04B6D900000000006D
-:04B6DA00000000006C
-:04B6DB00000000006B
-:04B6DC00000000006A
-:04B6DD000000000069
-:04B6DE000000000068
-:04B6DF000000000067
-:04B6E0000000000066
-:04B6E1000000000065
-:04B6E2000000000064
-:04B6E3000000000063
-:04B6E4000000000062
-:04B6E5000000000061
-:04B6E6000000000060
-:04B6E700000000005F
-:04B6E800000000005E
-:04B6E900000000005D
-:04B6EA00000000005C
-:04B6EB00000000005B
-:04B6EC00000000005A
-:04B6ED000000000059
-:04B6EE000000000058
-:04B6EF000000000057
-:04B6F0000000000056
-:04B6F1000000000055
-:04B6F2000000000054
-:04B6F3000000000053
-:04B6F4000000000052
-:04B6F5000000000051
-:04B6F6000000000050
-:04B6F700000000004F
-:04B6F800000000004E
-:04B6F900000000004D
-:04B6FA00000000004C
-:04B6FB00000000004B
-:04B6FC00000000004A
-:04B6FD000000000049
-:04B6FE000000000048
-:04B6FF000000000047
-:04B700000000000045
-:04B701000000000044
-:04B702000000000043
-:04B703000000000042
-:04B704000000000041
-:04B705000000000040
-:04B70600000000003F
-:04B70700000000003E
-:04B70800000000003D
-:04B70900000000003C
-:04B70A00000000003B
-:04B70B00000000003A
-:04B70C000000000039
-:04B70D000000000038
-:04B70E000000000037
-:04B70F000000000036
-:04B710000000000035
-:04B711000000000034
-:04B712000000000033
-:04B713000000000032
-:04B714000000000031
-:04B715000000000030
-:04B71600000000002F
-:04B71700000000002E
-:04B71800000000002D
-:04B71900000000002C
-:04B71A00000000002B
-:04B71B00000000002A
-:04B71C000000000029
-:04B71D000000000028
-:04B71E000000000027
-:04B71F000000000026
-:04B720000000000025
-:04B721000000000024
-:04B722000000000023
-:04B723000000000022
-:04B724000000000021
-:04B725000000000020
-:04B72600000000001F
-:04B72700000000001E
-:04B72800000000001D
-:04B72900000000001C
-:04B72A00000000001B
-:04B72B00000000001A
-:04B72C000000000019
-:04B72D000000000018
-:04B72E000000000017
-:04B72F000000000016
-:04B730000000000015
-:04B731000000000014
-:04B732000000000013
-:04B733000000000012
-:04B734000000000011
-:04B735000000000010
-:04B73600000000000F
-:04B73700000000000E
-:04B73800000000000D
-:04B73900000000000C
-:04B73A00000000000B
-:04B73B00000000000A
-:04B73C000000000009
-:04B73D000000000008
-:04B73E000000000007
-:04B73F000000000006
-:04B740000000000005
-:04B741000000000004
-:04B742000000000003
-:04B743000000000002
-:04B744000000000001
-:04B745000000000000
-:04B7460000000000FF
-:04B7470000000000FE
-:04B7480000000000FD
-:04B7490000000000FC
-:04B74A0000000000FB
-:04B74B0000000000FA
-:04B74C0000000000F9
-:04B74D0000000000F8
-:04B74E0000000000F7
-:04B74F0000000000F6
-:04B7500000000000F5
-:04B7510000000000F4
-:04B7520000000000F3
-:04B7530000000000F2
-:04B7540000000000F1
-:04B7550000000000F0
-:04B7560000000000EF
-:04B7570000000000EE
-:04B7580000000000ED
-:04B7590000000000EC
-:04B75A0000000000EB
-:04B75B0000000000EA
-:04B75C0000000000E9
-:04B75D0000000000E8
-:04B75E0000000000E7
-:04B75F0000000000E6
-:04B7600000000000E5
-:04B7610000000000E4
-:04B7620000000000E3
-:04B7630000000000E2
-:04B7640000000000E1
-:04B7650000000000E0
-:04B7660000000000DF
-:04B7670000000000DE
-:04B7680000000000DD
-:04B7690000000000DC
-:04B76A0000000000DB
-:04B76B0000000000DA
-:04B76C0000000000D9
-:04B76D0000000000D8
-:04B76E0000000000D7
-:04B76F0000000000D6
-:04B7700000000000D5
-:04B7710000000000D4
-:04B7720000000000D3
-:04B7730000000000D2
-:04B7740000000000D1
-:04B7750000000000D0
-:04B7760000000000CF
-:04B7770000000000CE
-:04B7780000000000CD
-:04B7790000000000CC
-:04B77A0000000000CB
-:04B77B0000000000CA
-:04B77C0000000000C9
-:04B77D0000000000C8
-:04B77E0000000000C7
-:04B77F0000000000C6
-:04B7800000000000C5
-:04B7810000000000C4
-:04B7820000000000C3
-:04B7830000000000C2
-:04B7840000000000C1
-:04B7850000000000C0
-:04B7860000000000BF
-:04B7870000000000BE
-:04B7880000000000BD
-:04B7890000000000BC
-:04B78A0000000000BB
-:04B78B0000000000BA
-:04B78C0000000000B9
-:04B78D0000000000B8
-:04B78E0000000000B7
-:04B78F0000000000B6
-:04B7900000000000B5
-:04B7910000000000B4
-:04B7920000000000B3
-:04B7930000000000B2
-:04B7940000000000B1
-:04B7950000000000B0
-:04B7960000000000AF
-:04B7970000000000AE
-:04B7980000000000AD
-:04B7990000000000AC
-:04B79A0000000000AB
-:04B79B0000000000AA
-:04B79C0000000000A9
-:04B79D0000000000A8
-:04B79E0000000000A7
-:04B79F0000000000A6
-:04B7A00000000000A5
-:04B7A10000000000A4
-:04B7A20000000000A3
-:04B7A30000000000A2
-:04B7A40000000000A1
-:04B7A50000000000A0
-:04B7A600000000009F
-:04B7A700000000009E
-:04B7A800000000009D
-:04B7A900000000009C
-:04B7AA00000000009B
-:04B7AB00000000009A
-:04B7AC000000000099
-:04B7AD000000000098
-:04B7AE000000000097
-:04B7AF000000000096
-:04B7B0000000000095
-:04B7B1000000000094
-:04B7B2000000000093
-:04B7B3000000000092
-:04B7B4000000000091
-:04B7B5000000000090
-:04B7B600000000008F
-:04B7B700000000008E
-:04B7B800000000008D
-:04B7B900000000008C
-:04B7BA00000000008B
-:04B7BB00000000008A
-:04B7BC000000000089
-:04B7BD000000000088
-:04B7BE000000000087
-:04B7BF000000000086
-:04B7C0000000000085
-:04B7C1000000000084
-:04B7C2000000000083
-:04B7C3000000000082
-:04B7C4000000000081
-:04B7C5000000000080
-:04B7C600000000007F
-:04B7C700000000007E
-:04B7C800000000007D
-:04B7C900000000007C
-:04B7CA00000000007B
-:04B7CB00000000007A
-:04B7CC000000000079
-:04B7CD000000000078
-:04B7CE000000000077
-:04B7CF000000000076
-:04B7D0000000000075
-:04B7D1000000000074
-:04B7D2000000000073
-:04B7D3000000000072
-:04B7D4000000000071
-:04B7D5000000000070
-:04B7D600000000006F
-:04B7D700000000006E
-:04B7D800000000006D
-:04B7D900000000006C
-:04B7DA00000000006B
-:04B7DB00000000006A
-:04B7DC000000000069
-:04B7DD000000000068
-:04B7DE000000000067
-:04B7DF000000000066
-:04B7E0000000000065
-:04B7E1000000000064
-:04B7E2000000000063
-:04B7E3000000000062
-:04B7E4000000000061
-:04B7E5000000000060
-:04B7E600000000005F
-:04B7E700000000005E
-:04B7E800000000005D
-:04B7E900000000005C
-:04B7EA00000000005B
-:04B7EB00000000005A
-:04B7EC000000000059
-:04B7ED000000000058
-:04B7EE000000000057
-:04B7EF000000000056
-:04B7F0000000000055
-:04B7F1000000000054
-:04B7F2000000000053
-:04B7F3000000000052
-:04B7F4000000000051
-:04B7F5000000000050
-:04B7F600000000004F
-:04B7F700000000004E
-:04B7F800000000004D
-:04B7F900000000004C
-:04B7FA00000000004B
-:04B7FB00000000004A
-:04B7FC000000000049
-:04B7FD000000000048
-:04B7FE000000000047
-:04B7FF000000000046
-:04B800000000000044
-:04B801000000000043
-:04B802000000000042
-:04B803000000000041
-:04B804000000000040
-:04B80500000000003F
-:04B80600000000003E
-:04B80700000000003D
-:04B80800000000003C
-:04B80900000000003B
-:04B80A00000000003A
-:04B80B000000000039
-:04B80C000000000038
-:04B80D000000000037
-:04B80E000000000036
-:04B80F000000000035
-:04B810000000000034
-:04B811000000000033
-:04B812000000000032
-:04B813000000000031
-:04B814000000000030
-:04B81500000000002F
-:04B81600000000002E
-:04B81700000000002D
-:04B81800000000002C
-:04B81900000000002B
-:04B81A00000000002A
-:04B81B000000000029
-:04B81C000000000028
-:04B81D000000000027
-:04B81E000000000026
-:04B81F000000000025
-:04B820000000000024
-:04B821000000000023
-:04B822000000000022
-:04B823000000000021
-:04B824000000000020
-:04B82500000000001F
-:04B82600000000001E
-:04B82700000000001D
-:04B82800000000001C
-:04B82900000000001B
-:04B82A00000000001A
-:04B82B000000000019
-:04B82C000000000018
-:04B82D000000000017
-:04B82E000000000016
-:04B82F000000000015
-:04B830000000000014
-:04B831000000000013
-:04B832000000000012
-:04B833000000000011
-:04B834000000000010
-:04B83500000000000F
-:04B83600000000000E
-:04B83700000000000D
-:04B83800000000000C
-:04B83900000000000B
-:04B83A00000000000A
-:04B83B000000000009
-:04B83C000000000008
-:04B83D000000000007
-:04B83E000000000006
-:04B83F000000000005
-:04B840000000000004
-:04B841000000000003
-:04B842000000000002
-:04B843000000000001
-:04B844000000000000
-:04B8450000000000FF
-:04B8460000000000FE
-:04B8470000000000FD
-:04B8480000000000FC
-:04B8490000000000FB
-:04B84A0000000000FA
-:04B84B0000000000F9
-:04B84C0000000000F8
-:04B84D0000000000F7
-:04B84E0000000000F6
-:04B84F0000000000F5
-:04B8500000000000F4
-:04B8510000000000F3
-:04B8520000000000F2
-:04B8530000000000F1
-:04B8540000000000F0
-:04B8550000000000EF
-:04B8560000000000EE
-:04B8570000000000ED
-:04B8580000000000EC
-:04B8590000000000EB
-:04B85A0000000000EA
-:04B85B0000000000E9
-:04B85C0000000000E8
-:04B85D0000000000E7
-:04B85E0000000000E6
-:04B85F0000000000E5
-:04B8600000000000E4
-:04B8610000000000E3
-:04B8620000000000E2
-:04B8630000000000E1
-:04B8640000000000E0
-:04B8650000000000DF
-:04B8660000000000DE
-:04B8670000000000DD
-:04B8680000000000DC
-:04B8690000000000DB
-:04B86A0000000000DA
-:04B86B0000000000D9
-:04B86C0000000000D8
-:04B86D0000000000D7
-:04B86E0000000000D6
-:04B86F0000000000D5
-:04B8700000000000D4
-:04B8710000000000D3
-:04B8720000000000D2
-:04B8730000000000D1
-:04B8740000000000D0
-:04B8750000000000CF
-:04B8760000000000CE
-:04B8770000000000CD
-:04B8780000000000CC
-:04B8790000000000CB
-:04B87A0000000000CA
-:04B87B0000000000C9
-:04B87C0000000000C8
-:04B87D0000000000C7
-:04B87E0000000000C6
-:04B87F0000000000C5
-:04B8800000000000C4
-:04B8810000000000C3
-:04B8820000000000C2
-:04B8830000000000C1
-:04B8840000000000C0
-:04B8850000000000BF
-:04B8860000000000BE
-:04B8870000000000BD
-:04B8880000000000BC
-:04B8890000000000BB
-:04B88A0000000000BA
-:04B88B0000000000B9
-:04B88C0000000000B8
-:04B88D0000000000B7
-:04B88E0000000000B6
-:04B88F0000000000B5
-:04B8900000000000B4
-:04B8910000000000B3
-:04B8920000000000B2
-:04B8930000000000B1
-:04B8940000000000B0
-:04B8950000000000AF
-:04B8960000000000AE
-:04B8970000000000AD
-:04B8980000000000AC
-:04B8990000000000AB
-:04B89A0000000000AA
-:04B89B0000000000A9
-:04B89C0000000000A8
-:04B89D0000000000A7
-:04B89E0000000000A6
-:04B89F0000000000A5
-:04B8A00000000000A4
-:04B8A10000000000A3
-:04B8A20000000000A2
-:04B8A30000000000A1
-:04B8A40000000000A0
-:04B8A500000000009F
-:04B8A600000000009E
-:04B8A700000000009D
-:04B8A800000000009C
-:04B8A900000000009B
-:04B8AA00000000009A
-:04B8AB000000000099
-:04B8AC000000000098
-:04B8AD000000000097
-:04B8AE000000000096
-:04B8AF000000000095
-:04B8B0000000000094
-:04B8B1000000000093
-:04B8B2000000000092
-:04B8B3000000000091
-:04B8B4000000000090
-:04B8B500000000008F
-:04B8B600000000008E
-:04B8B700000000008D
-:04B8B800000000008C
-:04B8B900000000008B
-:04B8BA00000000008A
-:04B8BB000000000089
-:04B8BC000000000088
-:04B8BD000000000087
-:04B8BE000000000086
-:04B8BF000000000085
-:04B8C0000000000084
-:04B8C1000000000083
-:04B8C2000000000082
-:04B8C3000000000081
-:04B8C4000000000080
-:04B8C500000000007F
-:04B8C600000000007E
-:04B8C700000000007D
-:04B8C800000000007C
-:04B8C900000000007B
-:04B8CA00000000007A
-:04B8CB000000000079
-:04B8CC000000000078
-:04B8CD000000000077
-:04B8CE000000000076
-:04B8CF000000000075
-:04B8D0000000000074
-:04B8D1000000000073
-:04B8D2000000000072
-:04B8D3000000000071
-:04B8D4000000000070
-:04B8D500000000006F
-:04B8D600000000006E
-:04B8D700000000006D
-:04B8D800000000006C
-:04B8D900000000006B
-:04B8DA00000000006A
-:04B8DB000000000069
-:04B8DC000000000068
-:04B8DD000000000067
-:04B8DE000000000066
-:04B8DF000000000065
-:04B8E0000000000064
-:04B8E1000000000063
-:04B8E2000000000062
-:04B8E3000000000061
-:04B8E4000000000060
-:04B8E500000000005F
-:04B8E600000000005E
-:04B8E700000000005D
-:04B8E800000000005C
-:04B8E900000000005B
-:04B8EA00000000005A
-:04B8EB000000000059
-:04B8EC000000000058
-:04B8ED000000000057
-:04B8EE000000000056
-:04B8EF000000000055
-:04B8F0000000000054
-:04B8F1000000000053
-:04B8F2000000000052
-:04B8F3000000000051
-:04B8F4000000000050
-:04B8F500000000004F
-:04B8F600000000004E
-:04B8F700000000004D
-:04B8F800000000004C
-:04B8F900000000004B
-:04B8FA00000000004A
-:04B8FB000000000049
-:04B8FC000000000048
-:04B8FD000000000047
-:04B8FE000000000046
-:04B8FF000000000045
-:04B900000000000043
-:04B901000000000042
-:04B902000000000041
-:04B903000000000040
-:04B90400000000003F
-:04B90500000000003E
-:04B90600000000003D
-:04B90700000000003C
-:04B90800000000003B
-:04B90900000000003A
-:04B90A000000000039
-:04B90B000000000038
-:04B90C000000000037
-:04B90D000000000036
-:04B90E000000000035
-:04B90F000000000034
-:04B910000000000033
-:04B911000000000032
-:04B912000000000031
-:04B913000000000030
-:04B91400000000002F
-:04B91500000000002E
-:04B91600000000002D
-:04B91700000000002C
-:04B91800000000002B
-:04B91900000000002A
-:04B91A000000000029
-:04B91B000000000028
-:04B91C000000000027
-:04B91D000000000026
-:04B91E000000000025
-:04B91F000000000024
-:04B920000000000023
-:04B921000000000022
-:04B922000000000021
-:04B923000000000020
-:04B92400000000001F
-:04B92500000000001E
-:04B92600000000001D
-:04B92700000000001C
-:04B92800000000001B
-:04B92900000000001A
-:04B92A000000000019
-:04B92B000000000018
-:04B92C000000000017
-:04B92D000000000016
-:04B92E000000000015
-:04B92F000000000014
-:04B930000000000013
-:04B931000000000012
-:04B932000000000011
-:04B933000000000010
-:04B93400000000000F
-:04B93500000000000E
-:04B93600000000000D
-:04B93700000000000C
-:04B93800000000000B
-:04B93900000000000A
-:04B93A000000000009
-:04B93B000000000008
-:04B93C000000000007
-:04B93D000000000006
-:04B93E000000000005
-:04B93F000000000004
-:04B940000000000003
-:04B941000000000002
-:04B942000000000001
-:04B943000000000000
-:04B9440000000000FF
-:04B9450000000000FE
-:04B9460000000000FD
-:04B9470000000000FC
-:04B9480000000000FB
-:04B9490000000000FA
-:04B94A0000000000F9
-:04B94B0000000000F8
-:04B94C0000000000F7
-:04B94D0000000000F6
-:04B94E0000000000F5
-:04B94F0000000000F4
-:04B9500000000000F3
-:04B9510000000000F2
-:04B9520000000000F1
-:04B9530000000000F0
-:04B9540000000000EF
-:04B9550000000000EE
-:04B9560000000000ED
-:04B9570000000000EC
-:04B9580000000000EB
-:04B9590000000000EA
-:04B95A0000000000E9
-:04B95B0000000000E8
-:04B95C0000000000E7
-:04B95D0000000000E6
-:04B95E0000000000E5
-:04B95F0000000000E4
-:04B9600000000000E3
-:04B9610000000000E2
-:04B9620000000000E1
-:04B9630000000000E0
-:04B9640000000000DF
-:04B9650000000000DE
-:04B9660000000000DD
-:04B9670000000000DC
-:04B9680000000000DB
-:04B9690000000000DA
-:04B96A0000000000D9
-:04B96B0000000000D8
-:04B96C0000000000D7
-:04B96D0000000000D6
-:04B96E0000000000D5
-:04B96F0000000000D4
-:04B9700000000000D3
-:04B9710000000000D2
-:04B9720000000000D1
-:04B9730000000000D0
-:04B9740000000000CF
-:04B9750000000000CE
-:04B9760000000000CD
-:04B9770000000000CC
-:04B9780000000000CB
-:04B9790000000000CA
-:04B97A0000000000C9
-:04B97B0000000000C8
-:04B97C0000000000C7
-:04B97D0000000000C6
-:04B97E0000000000C5
-:04B97F0000000000C4
-:04B9800000000000C3
-:04B9810000000000C2
-:04B9820000000000C1
-:04B9830000000000C0
-:04B9840000000000BF
-:04B9850000000000BE
-:04B9860000000000BD
-:04B9870000000000BC
-:04B9880000000000BB
-:04B9890000000000BA
-:04B98A0000000000B9
-:04B98B0000000000B8
-:04B98C0000000000B7
-:04B98D0000000000B6
-:04B98E0000000000B5
-:04B98F0000000000B4
-:04B9900000000000B3
-:04B9910000000000B2
-:04B9920000000000B1
-:04B9930000000000B0
-:04B9940000000000AF
-:04B9950000000000AE
-:04B9960000000000AD
-:04B9970000000000AC
-:04B9980000000000AB
-:04B9990000000000AA
-:04B99A0000000000A9
-:04B99B0000000000A8
-:04B99C0000000000A7
-:04B99D0000000000A6
-:04B99E0000000000A5
-:04B99F0000000000A4
-:04B9A00000000000A3
-:04B9A10000000000A2
-:04B9A20000000000A1
-:04B9A30000000000A0
-:04B9A400000000009F
-:04B9A500000000009E
-:04B9A600000000009D
-:04B9A700000000009C
-:04B9A800000000009B
-:04B9A900000000009A
-:04B9AA000000000099
-:04B9AB000000000098
-:04B9AC000000000097
-:04B9AD000000000096
-:04B9AE000000000095
-:04B9AF000000000094
-:04B9B0000000000093
-:04B9B1000000000092
-:04B9B2000000000091
-:04B9B3000000000090
-:04B9B400000000008F
-:04B9B500000000008E
-:04B9B600000000008D
-:04B9B700000000008C
-:04B9B800000000008B
-:04B9B900000000008A
-:04B9BA000000000089
-:04B9BB000000000088
-:04B9BC000000000087
-:04B9BD000000000086
-:04B9BE000000000085
-:04B9BF000000000084
-:04B9C0000000000083
-:04B9C1000000000082
-:04B9C2000000000081
-:04B9C3000000000080
-:04B9C400000000007F
-:04B9C500000000007E
-:04B9C600000000007D
-:04B9C700000000007C
-:04B9C800000000007B
-:04B9C900000000007A
-:04B9CA000000000079
-:04B9CB000000000078
-:04B9CC000000000077
-:04B9CD000000000076
-:04B9CE000000000075
-:04B9CF000000000074
-:04B9D0000000000073
-:04B9D1000000000072
-:04B9D2000000000071
-:04B9D3000000000070
-:04B9D400000000006F
-:04B9D500000000006E
-:04B9D600000000006D
-:04B9D700000000006C
-:04B9D800000000006B
-:04B9D900000000006A
-:04B9DA000000000069
-:04B9DB000000000068
-:04B9DC000000000067
-:04B9DD000000000066
-:04B9DE000000000065
-:04B9DF000000000064
-:04B9E0000000000063
-:04B9E1000000000062
-:04B9E2000000000061
-:04B9E3000000000060
-:04B9E400000000005F
-:04B9E500000000005E
-:04B9E600000000005D
-:04B9E700000000005C
-:04B9E800000000005B
-:04B9E900000000005A
-:04B9EA000000000059
-:04B9EB000000000058
-:04B9EC000000000057
-:04B9ED000000000056
-:04B9EE000000000055
-:04B9EF000000000054
-:04B9F0000000000053
-:04B9F1000000000052
-:04B9F2000000000051
-:04B9F3000000000050
-:04B9F400000000004F
-:04B9F500000000004E
-:04B9F600000000004D
-:04B9F700000000004C
-:04B9F800000000004B
-:04B9F900000000004A
-:04B9FA000000000049
-:04B9FB000000000048
-:04B9FC000000000047
-:04B9FD000000000046
-:04B9FE000000000045
-:04B9FF000000000044
-:04BA00000000000042
-:04BA01000000000041
-:04BA02000000000040
-:04BA0300000000003F
-:04BA0400000000003E
-:04BA0500000000003D
-:04BA0600000000003C
-:04BA0700000000003B
-:04BA0800000000003A
-:04BA09000000000039
-:04BA0A000000000038
-:04BA0B000000000037
-:04BA0C000000000036
-:04BA0D000000000035
-:04BA0E000000000034
-:04BA0F000000000033
-:04BA10000000000032
-:04BA11000000000031
-:04BA12000000000030
-:04BA1300000000002F
-:04BA1400000000002E
-:04BA1500000000002D
-:04BA1600000000002C
-:04BA1700000000002B
-:04BA1800000000002A
-:04BA19000000000029
-:04BA1A000000000028
-:04BA1B000000000027
-:04BA1C000000000026
-:04BA1D000000000025
-:04BA1E000000000024
-:04BA1F000000000023
-:04BA20000000000022
-:04BA21000000000021
-:04BA22000000000020
-:04BA2300000000001F
-:04BA2400000000001E
-:04BA2500000000001D
-:04BA2600000000001C
-:04BA2700000000001B
-:04BA2800000000001A
-:04BA29000000000019
-:04BA2A000000000018
-:04BA2B000000000017
-:04BA2C000000000016
-:04BA2D000000000015
-:04BA2E000000000014
-:04BA2F000000000013
-:04BA30000000000012
-:04BA31000000000011
-:04BA32000000000010
-:04BA3300000000000F
-:04BA3400000000000E
-:04BA3500000000000D
-:04BA3600000000000C
-:04BA3700000000000B
-:04BA3800000000000A
-:04BA39000000000009
-:04BA3A000000000008
-:04BA3B000000000007
-:04BA3C000000000006
-:04BA3D000000000005
-:04BA3E000000000004
-:04BA3F000000000003
-:04BA40000000000002
-:04BA41000000000001
-:04BA42000000000000
-:04BA430000000000FF
-:04BA440000000000FE
-:04BA450000000000FD
-:04BA460000000000FC
-:04BA470000000000FB
-:04BA480000000000FA
-:04BA490000000000F9
-:04BA4A0000000000F8
-:04BA4B0000000000F7
-:04BA4C0000000000F6
-:04BA4D0000000000F5
-:04BA4E0000000000F4
-:04BA4F0000000000F3
-:04BA500000000000F2
-:04BA510000000000F1
-:04BA520000000000F0
-:04BA530000000000EF
-:04BA540000000000EE
-:04BA550000000000ED
-:04BA560000000000EC
-:04BA570000000000EB
-:04BA580000000000EA
-:04BA590000000000E9
-:04BA5A0000000000E8
-:04BA5B0000000000E7
-:04BA5C0000000000E6
-:04BA5D0000000000E5
-:04BA5E0000000000E4
-:04BA5F0000000000E3
-:04BA600000000000E2
-:04BA610000000000E1
-:04BA620000000000E0
-:04BA630000000000DF
-:04BA640000000000DE
-:04BA650000000000DD
-:04BA660000000000DC
-:04BA670000000000DB
-:04BA680000000000DA
-:04BA690000000000D9
-:04BA6A0000000000D8
-:04BA6B0000000000D7
-:04BA6C0000000000D6
-:04BA6D0000000000D5
-:04BA6E0000000000D4
-:04BA6F0000000000D3
-:04BA700000000000D2
-:04BA710000000000D1
-:04BA720000000000D0
-:04BA730000000000CF
-:04BA740000000000CE
-:04BA750000000000CD
-:04BA760000000000CC
-:04BA770000000000CB
-:04BA780000000000CA
-:04BA790000000000C9
-:04BA7A0000000000C8
-:04BA7B0000000000C7
-:04BA7C0000000000C6
-:04BA7D0000000000C5
-:04BA7E0000000000C4
-:04BA7F0000000000C3
-:04BA800000000000C2
-:04BA810000000000C1
-:04BA820000000000C0
-:04BA830000000000BF
-:04BA840000000000BE
-:04BA850000000000BD
-:04BA860000000000BC
-:04BA870000000000BB
-:04BA880000000000BA
-:04BA890000000000B9
-:04BA8A0000000000B8
-:04BA8B0000000000B7
-:04BA8C0000000000B6
-:04BA8D0000000000B5
-:04BA8E0000000000B4
-:04BA8F0000000000B3
-:04BA900000000000B2
-:04BA910000000000B1
-:04BA920000000000B0
-:04BA930000000000AF
-:04BA940000000000AE
-:04BA950000000000AD
-:04BA960000000000AC
-:04BA970000000000AB
-:04BA980000000000AA
-:04BA990000000000A9
-:04BA9A0000000000A8
-:04BA9B0000000000A7
-:04BA9C0000000000A6
-:04BA9D0000000000A5
-:04BA9E0000000000A4
-:04BA9F0000000000A3
-:04BAA00000000000A2
-:04BAA10000000000A1
-:04BAA20000000000A0
-:04BAA300000000009F
-:04BAA400000000009E
-:04BAA500000000009D
-:04BAA600000000009C
-:04BAA700000000009B
-:04BAA800000000009A
-:04BAA9000000000099
-:04BAAA000000000098
-:04BAAB000000000097
-:04BAAC000000000096
-:04BAAD000000000095
-:04BAAE000000000094
-:04BAAF000000000093
-:04BAB0000000000092
-:04BAB1000000000091
-:04BAB2000000000090
-:04BAB300000000008F
-:04BAB400000000008E
-:04BAB500000000008D
-:04BAB600000000008C
-:04BAB700000000008B
-:04BAB800000000008A
-:04BAB9000000000089
-:04BABA000000000088
-:04BABB000000000087
-:04BABC000000000086
-:04BABD000000000085
-:04BABE000000000084
-:04BABF000000000083
-:04BAC0000000000082
-:04BAC1000000000081
-:04BAC2000000000080
-:04BAC300000000007F
-:04BAC400000000007E
-:04BAC500000000007D
-:04BAC600000000007C
-:04BAC700000000007B
-:04BAC800000000007A
-:04BAC9000000000079
-:04BACA000000000078
-:04BACB000000000077
-:04BACC000000000076
-:04BACD000000000075
-:04BACE000000000074
-:04BACF000000000073
-:04BAD0000000000072
-:04BAD1000000000071
-:04BAD2000000000070
-:04BAD300000000006F
-:04BAD400000000006E
-:04BAD500000000006D
-:04BAD600000000006C
-:04BAD700000000006B
-:04BAD800000000006A
-:04BAD9000000000069
-:04BADA000000000068
-:04BADB000000000067
-:04BADC000000000066
-:04BADD000000000065
-:04BADE000000000064
-:04BADF000000000063
-:04BAE0000000000062
-:04BAE1000000000061
-:04BAE2000000000060
-:04BAE300000000005F
-:04BAE400000000005E
-:04BAE500000000005D
-:04BAE600000000005C
-:04BAE700000000005B
-:04BAE800000000005A
-:04BAE9000000000059
-:04BAEA000000000058
-:04BAEB000000000057
-:04BAEC000000000056
-:04BAED000000000055
-:04BAEE000000000054
-:04BAEF000000000053
-:04BAF0000000000052
-:04BAF1000000000051
-:04BAF2000000000050
-:04BAF300000000004F
-:04BAF400000000004E
-:04BAF500000000004D
-:04BAF600000000004C
-:04BAF700000000004B
-:04BAF800000000004A
-:04BAF9000000000049
-:04BAFA000000000048
-:04BAFB000000000047
-:04BAFC000000000046
-:04BAFD000000000045
-:04BAFE000000000044
-:04BAFF000000000043
-:04BB00000000000041
-:04BB01000000000040
-:04BB0200000000003F
-:04BB0300000000003E
-:04BB0400000000003D
-:04BB0500000000003C
-:04BB0600000000003B
-:04BB0700000000003A
-:04BB08000000000039
-:04BB09000000000038
-:04BB0A000000000037
-:04BB0B000000000036
-:04BB0C000000000035
-:04BB0D000000000034
-:04BB0E000000000033
-:04BB0F000000000032
-:04BB10000000000031
-:04BB11000000000030
-:04BB1200000000002F
-:04BB1300000000002E
-:04BB1400000000002D
-:04BB1500000000002C
-:04BB1600000000002B
-:04BB1700000000002A
-:04BB18000000000029
-:04BB19000000000028
-:04BB1A000000000027
-:04BB1B000000000026
-:04BB1C000000000025
-:04BB1D000000000024
-:04BB1E000000000023
-:04BB1F000000000022
-:04BB20000000000021
-:04BB21000000000020
-:04BB2200000000001F
-:04BB2300000000001E
-:04BB2400000000001D
-:04BB2500000000001C
-:04BB2600000000001B
-:04BB2700000000001A
-:04BB28000000000019
-:04BB29000000000018
-:04BB2A000000000017
-:04BB2B000000000016
-:04BB2C000000000015
-:04BB2D000000000014
-:04BB2E000000000013
-:04BB2F000000000012
-:04BB30000000000011
-:04BB31000000000010
-:04BB3200000000000F
-:04BB3300000000000E
-:04BB3400000000000D
-:04BB3500000000000C
-:04BB3600000000000B
-:04BB3700000000000A
-:04BB38000000000009
-:04BB39000000000008
-:04BB3A000000000007
-:04BB3B000000000006
-:04BB3C000000000005
-:04BB3D000000000004
-:04BB3E000000000003
-:04BB3F000000000002
-:04BB40000000000001
-:04BB41000000000000
-:04BB420000000000FF
-:04BB430000000000FE
-:04BB440000000000FD
-:04BB450000000000FC
-:04BB460000000000FB
-:04BB470000000000FA
-:04BB480000000000F9
-:04BB490000000000F8
-:04BB4A0000000000F7
-:04BB4B0000000000F6
-:04BB4C0000000000F5
-:04BB4D0000000000F4
-:04BB4E0000000000F3
-:04BB4F0000000000F2
-:04BB500000000000F1
-:04BB510000000000F0
-:04BB520000000000EF
-:04BB530000000000EE
-:04BB540000000000ED
-:04BB550000000000EC
-:04BB560000000000EB
-:04BB570000000000EA
-:04BB580000000000E9
-:04BB590000000000E8
-:04BB5A0000000000E7
-:04BB5B0000000000E6
-:04BB5C0000000000E5
-:04BB5D0000000000E4
-:04BB5E0000000000E3
-:04BB5F0000000000E2
-:04BB600000000000E1
-:04BB610000000000E0
-:04BB620000000000DF
-:04BB630000000000DE
-:04BB640000000000DD
-:04BB650000000000DC
-:04BB660000000000DB
-:04BB670000000000DA
-:04BB680000000000D9
-:04BB690000000000D8
-:04BB6A0000000000D7
-:04BB6B0000000000D6
-:04BB6C0000000000D5
-:04BB6D0000000000D4
-:04BB6E0000000000D3
-:04BB6F0000000000D2
-:04BB700000000000D1
-:04BB710000000000D0
-:04BB720000000000CF
-:04BB730000000000CE
-:04BB740000000000CD
-:04BB750000000000CC
-:04BB760000000000CB
-:04BB770000000000CA
-:04BB780000000000C9
-:04BB790000000000C8
-:04BB7A0000000000C7
-:04BB7B0000000000C6
-:04BB7C0000000000C5
-:04BB7D0000000000C4
-:04BB7E0000000000C3
-:04BB7F0000000000C2
-:04BB800000000000C1
-:04BB810000000000C0
-:04BB820000000000BF
-:04BB830000000000BE
-:04BB840000000000BD
-:04BB850000000000BC
-:04BB860000000000BB
-:04BB870000000000BA
-:04BB880000000000B9
-:04BB890000000000B8
-:04BB8A0000000000B7
-:04BB8B0000000000B6
-:04BB8C0000000000B5
-:04BB8D0000000000B4
-:04BB8E0000000000B3
-:04BB8F0000000000B2
-:04BB900000000000B1
-:04BB910000000000B0
-:04BB920000000000AF
-:04BB930000000000AE
-:04BB940000000000AD
-:04BB950000000000AC
-:04BB960000000000AB
-:04BB970000000000AA
-:04BB980000000000A9
-:04BB990000000000A8
-:04BB9A0000000000A7
-:04BB9B0000000000A6
-:04BB9C0000000000A5
-:04BB9D0000000000A4
-:04BB9E0000000000A3
-:04BB9F0000000000A2
-:04BBA00000000000A1
-:04BBA10000000000A0
-:04BBA200000000009F
-:04BBA300000000009E
-:04BBA400000000009D
-:04BBA500000000009C
-:04BBA600000000009B
-:04BBA700000000009A
-:04BBA8000000000099
-:04BBA9000000000098
-:04BBAA000000000097
-:04BBAB000000000096
-:04BBAC000000000095
-:04BBAD000000000094
-:04BBAE000000000093
-:04BBAF000000000092
-:04BBB0000000000091
-:04BBB1000000000090
-:04BBB200000000008F
-:04BBB300000000008E
-:04BBB400000000008D
-:04BBB500000000008C
-:04BBB600000000008B
-:04BBB700000000008A
-:04BBB8000000000089
-:04BBB9000000000088
-:04BBBA000000000087
-:04BBBB000000000086
-:04BBBC000000000085
-:04BBBD000000000084
-:04BBBE000000000083
-:04BBBF000000000082
-:04BBC0000000000081
-:04BBC1000000000080
-:04BBC200000000007F
-:04BBC300000000007E
-:04BBC400000000007D
-:04BBC500000000007C
-:04BBC600000000007B
-:04BBC700000000007A
-:04BBC8000000000079
-:04BBC9000000000078
-:04BBCA000000000077
-:04BBCB000000000076
-:04BBCC000000000075
-:04BBCD000000000074
-:04BBCE000000000073
-:04BBCF000000000072
-:04BBD0000000000071
-:04BBD1000000000070
-:04BBD200000000006F
-:04BBD300000000006E
-:04BBD400000000006D
-:04BBD500000000006C
-:04BBD600000000006B
-:04BBD700000000006A
-:04BBD8000000000069
-:04BBD9000000000068
-:04BBDA000000000067
-:04BBDB000000000066
-:04BBDC000000000065
-:04BBDD000000000064
-:04BBDE000000000063
-:04BBDF000000000062
-:04BBE0000000000061
-:04BBE1000000000060
-:04BBE200000000005F
-:04BBE300000000005E
-:04BBE400000000005D
-:04BBE500000000005C
-:04BBE600000000005B
-:04BBE700000000005A
-:04BBE8000000000059
-:04BBE9000000000058
-:04BBEA000000000057
-:04BBEB000000000056
-:04BBEC000000000055
-:04BBED000000000054
-:04BBEE000000000053
-:04BBEF000000000052
-:04BBF0000000000051
-:04BBF1000000000050
-:04BBF200000000004F
-:04BBF300000000004E
-:04BBF400000000004D
-:04BBF500000000004C
-:04BBF600000000004B
-:04BBF700000000004A
-:04BBF8000000000049
-:04BBF9000000000048
-:04BBFA000000000047
-:04BBFB000000000046
-:04BBFC000000000045
-:04BBFD000000000044
-:04BBFE000000000043
-:04BBFF000000000042
-:04BC00000000000040
-:04BC0100000000003F
-:04BC0200000000003E
-:04BC0300000000003D
-:04BC0400000000003C
-:04BC0500000000003B
-:04BC0600000000003A
-:04BC07000000000039
-:04BC08000000000038
-:04BC09000000000037
-:04BC0A000000000036
-:04BC0B000000000035
-:04BC0C000000000034
-:04BC0D000000000033
-:04BC0E000000000032
-:04BC0F000000000031
-:04BC10000000000030
-:04BC1100000000002F
-:04BC1200000000002E
-:04BC1300000000002D
-:04BC1400000000002C
-:04BC1500000000002B
-:04BC1600000000002A
-:04BC17000000000029
-:04BC18000000000028
-:04BC19000000000027
-:04BC1A000000000026
-:04BC1B000000000025
-:04BC1C000000000024
-:04BC1D000000000023
-:04BC1E000000000022
-:04BC1F000000000021
-:04BC20000000000020
-:04BC2100000000001F
-:04BC2200000000001E
-:04BC2300000000001D
-:04BC2400000000001C
-:04BC2500000000001B
-:04BC2600000000001A
-:04BC27000000000019
-:04BC28000000000018
-:04BC29000000000017
-:04BC2A000000000016
-:04BC2B000000000015
-:04BC2C000000000014
-:04BC2D000000000013
-:04BC2E000000000012
-:04BC2F000000000011
-:04BC30000000000010
-:04BC3100000000000F
-:04BC3200000000000E
-:04BC3300000000000D
-:04BC3400000000000C
-:04BC3500000000000B
-:04BC3600000000000A
-:04BC37000000000009
-:04BC38000000000008
-:04BC39000000000007
-:04BC3A000000000006
-:04BC3B000000000005
-:04BC3C000000000004
-:04BC3D000000000003
-:04BC3E000000000002
-:04BC3F000000000001
-:04BC40000000000000
-:04BC410000000000FF
-:04BC420000000000FE
-:04BC430000000000FD
-:04BC440000000000FC
-:04BC450000000000FB
-:04BC460000000000FA
-:04BC470000000000F9
-:04BC480000000000F8
-:04BC490000000000F7
-:04BC4A0000000000F6
-:04BC4B0000000000F5
-:04BC4C0000000000F4
-:04BC4D0000000000F3
-:04BC4E0000000000F2
-:04BC4F0000000000F1
-:04BC500000000000F0
-:04BC510000000000EF
-:04BC520000000000EE
-:04BC530000000000ED
-:04BC540000000000EC
-:04BC550000000000EB
-:04BC560000000000EA
-:04BC570000000000E9
-:04BC580000000000E8
-:04BC590000000000E7
-:04BC5A0000000000E6
-:04BC5B0000000000E5
-:04BC5C0000000000E4
-:04BC5D0000000000E3
-:04BC5E0000000000E2
-:04BC5F0000000000E1
-:04BC600000000000E0
-:04BC610000000000DF
-:04BC620000000000DE
-:04BC630000000000DD
-:04BC640000000000DC
-:04BC650000000000DB
-:04BC660000000000DA
-:04BC670000000000D9
-:04BC680000000000D8
-:04BC690000000000D7
-:04BC6A0000000000D6
-:04BC6B0000000000D5
-:04BC6C0000000000D4
-:04BC6D0000000000D3
-:04BC6E0000000000D2
-:04BC6F0000000000D1
-:04BC700000000000D0
-:04BC710000000000CF
-:04BC720000000000CE
-:04BC730000000000CD
-:04BC740000000000CC
-:04BC750000000000CB
-:04BC760000000000CA
-:04BC770000000000C9
-:04BC780000000000C8
-:04BC790000000000C7
-:04BC7A0000000000C6
-:04BC7B0000000000C5
-:04BC7C0000000000C4
-:04BC7D0000000000C3
-:04BC7E0000000000C2
-:04BC7F0000000000C1
-:04BC800000000000C0
-:04BC810000000000BF
-:04BC820000000000BE
-:04BC830000000000BD
-:04BC840000000000BC
-:04BC850000000000BB
-:04BC860000000000BA
-:04BC870000000000B9
-:04BC880000000000B8
-:04BC890000000000B7
-:04BC8A0000000000B6
-:04BC8B0000000000B5
-:04BC8C0000000000B4
-:04BC8D0000000000B3
-:04BC8E0000000000B2
-:04BC8F0000000000B1
-:04BC900000000000B0
-:04BC910000000000AF
-:04BC920000000000AE
-:04BC930000000000AD
-:04BC940000000000AC
-:04BC950000000000AB
-:04BC960000000000AA
-:04BC970000000000A9
-:04BC980000000000A8
-:04BC990000000000A7
-:04BC9A0000000000A6
-:04BC9B0000000000A5
-:04BC9C0000000000A4
-:04BC9D0000000000A3
-:04BC9E0000000000A2
-:04BC9F0000000000A1
-:04BCA00000000000A0
-:04BCA100000000009F
-:04BCA200000000009E
-:04BCA300000000009D
-:04BCA400000000009C
-:04BCA500000000009B
-:04BCA600000000009A
-:04BCA7000000000099
-:04BCA8000000000098
-:04BCA9000000000097
-:04BCAA000000000096
-:04BCAB000000000095
-:04BCAC000000000094
-:04BCAD000000000093
-:04BCAE000000000092
-:04BCAF000000000091
-:04BCB0000000000090
-:04BCB100000000008F
-:04BCB200000000008E
-:04BCB300000000008D
-:04BCB400000000008C
-:04BCB500000000008B
-:04BCB600000000008A
-:04BCB7000000000089
-:04BCB8000000000088
-:04BCB9000000000087
-:04BCBA000000000086
-:04BCBB000000000085
-:04BCBC000000000084
-:04BCBD000000000083
-:04BCBE000000000082
-:04BCBF000000000081
-:04BCC0000000000080
-:04BCC100000000007F
-:04BCC200000000007E
-:04BCC300000000007D
-:04BCC400000000007C
-:04BCC500000000007B
-:04BCC600000000007A
-:04BCC7000000000079
-:04BCC8000000000078
-:04BCC9000000000077
-:04BCCA000000000076
-:04BCCB000000000075
-:04BCCC000000000074
-:04BCCD000000000073
-:04BCCE000000000072
-:04BCCF000000000071
-:04BCD0000000000070
-:04BCD100000000006F
-:04BCD200000000006E
-:04BCD300000000006D
-:04BCD400000000006C
-:04BCD500000000006B
-:04BCD600000000006A
-:04BCD7000000000069
-:04BCD8000000000068
-:04BCD9000000000067
-:04BCDA000000000066
-:04BCDB000000000065
-:04BCDC000000000064
-:04BCDD000000000063
-:04BCDE000000000062
-:04BCDF000000000061
-:04BCE0000000000060
-:04BCE100000000005F
-:04BCE200000000005E
-:04BCE300000000005D
-:04BCE400000000005C
-:04BCE500000000005B
-:04BCE600000000005A
-:04BCE7000000000059
-:04BCE8000000000058
-:04BCE9000000000057
-:04BCEA000000000056
-:04BCEB000000000055
-:04BCEC000000000054
-:04BCED000000000053
-:04BCEE000000000052
-:04BCEF000000000051
-:04BCF0000000000050
-:04BCF100000000004F
-:04BCF200000000004E
-:04BCF300000000004D
-:04BCF400000000004C
-:04BCF500000000004B
-:04BCF600000000004A
-:04BCF7000000000049
-:04BCF8000000000048
-:04BCF9000000000047
-:04BCFA000000000046
-:04BCFB000000000045
-:04BCFC000000000044
-:04BCFD000000000043
-:04BCFE000000000042
-:04BCFF000000000041
-:04BD0000000000003F
-:04BD0100000000003E
-:04BD0200000000003D
-:04BD0300000000003C
-:04BD0400000000003B
-:04BD0500000000003A
-:04BD06000000000039
-:04BD07000000000038
-:04BD08000000000037
-:04BD09000000000036
-:04BD0A000000000035
-:04BD0B000000000034
-:04BD0C000000000033
-:04BD0D000000000032
-:04BD0E000000000031
-:04BD0F000000000030
-:04BD1000000000002F
-:04BD1100000000002E
-:04BD1200000000002D
-:04BD1300000000002C
-:04BD1400000000002B
-:04BD1500000000002A
-:04BD16000000000029
-:04BD17000000000028
-:04BD18000000000027
-:04BD19000000000026
-:04BD1A000000000025
-:04BD1B000000000024
-:04BD1C000000000023
-:04BD1D000000000022
-:04BD1E000000000021
-:04BD1F000000000020
-:04BD2000000000001F
-:04BD2100000000001E
-:04BD2200000000001D
-:04BD2300000000001C
-:04BD2400000000001B
-:04BD2500000000001A
-:04BD26000000000019
-:04BD27000000000018
-:04BD28000000000017
-:04BD29000000000016
-:04BD2A000000000015
-:04BD2B000000000014
-:04BD2C000000000013
-:04BD2D000000000012
-:04BD2E000000000011
-:04BD2F000000000010
-:04BD3000000000000F
-:04BD3100000000000E
-:04BD3200000000000D
-:04BD3300000000000C
-:04BD3400000000000B
-:04BD3500000000000A
-:04BD36000000000009
-:04BD37000000000008
-:04BD38000000000007
-:04BD39000000000006
-:04BD3A000000000005
-:04BD3B000000000004
-:04BD3C000000000003
-:04BD3D000000000002
-:04BD3E000000000001
-:04BD3F000000000000
-:04BD400000000000FF
-:04BD410000000000FE
-:04BD420000000000FD
-:04BD430000000000FC
-:04BD440000000000FB
-:04BD450000000000FA
-:04BD460000000000F9
-:04BD470000000000F8
-:04BD480000000000F7
-:04BD490000000000F6
-:04BD4A0000000000F5
-:04BD4B0000000000F4
-:04BD4C0000000000F3
-:04BD4D0000000000F2
-:04BD4E0000000000F1
-:04BD4F0000000000F0
-:04BD500000000000EF
-:04BD510000000000EE
-:04BD520000000000ED
-:04BD530000000000EC
-:04BD540000000000EB
-:04BD550000000000EA
-:04BD560000000000E9
-:04BD570000000000E8
-:04BD580000000000E7
-:04BD590000000000E6
-:04BD5A0000000000E5
-:04BD5B0000000000E4
-:04BD5C0000000000E3
-:04BD5D0000000000E2
-:04BD5E0000000000E1
-:04BD5F0000000000E0
-:04BD600000000000DF
-:04BD610000000000DE
-:04BD620000000000DD
-:04BD630000000000DC
-:04BD640000000000DB
-:04BD650000000000DA
-:04BD660000000000D9
-:04BD670000000000D8
-:04BD680000000000D7
-:04BD690000000000D6
-:04BD6A0000000000D5
-:04BD6B0000000000D4
-:04BD6C0000000000D3
-:04BD6D0000000000D2
-:04BD6E0000000000D1
-:04BD6F0000000000D0
-:04BD700000000000CF
-:04BD710000000000CE
-:04BD720000000000CD
-:04BD730000000000CC
-:04BD740000000000CB
-:04BD750000000000CA
-:04BD760000000000C9
-:04BD770000000000C8
-:04BD780000000000C7
-:04BD790000000000C6
-:04BD7A0000000000C5
-:04BD7B0000000000C4
-:04BD7C0000000000C3
-:04BD7D0000000000C2
-:04BD7E0000000000C1
-:04BD7F0000000000C0
-:04BD800000000000BF
-:04BD810000000000BE
-:04BD820000000000BD
-:04BD830000000000BC
-:04BD840000000000BB
-:04BD850000000000BA
-:04BD860000000000B9
-:04BD870000000000B8
-:04BD880000000000B7
-:04BD890000000000B6
-:04BD8A0000000000B5
-:04BD8B0000000000B4
-:04BD8C0000000000B3
-:04BD8D0000000000B2
-:04BD8E0000000000B1
-:04BD8F0000000000B0
-:04BD900000000000AF
-:04BD910000000000AE
-:04BD920000000000AD
-:04BD930000000000AC
-:04BD940000000000AB
-:04BD950000000000AA
-:04BD960000000000A9
-:04BD970000000000A8
-:04BD980000000000A7
-:04BD990000000000A6
-:04BD9A0000000000A5
-:04BD9B0000000000A4
-:04BD9C0000000000A3
-:04BD9D0000000000A2
-:04BD9E0000000000A1
-:04BD9F0000000000A0
-:04BDA000000000009F
-:04BDA100000000009E
-:04BDA200000000009D
-:04BDA300000000009C
-:04BDA400000000009B
-:04BDA500000000009A
-:04BDA6000000000099
-:04BDA7000000000098
-:04BDA8000000000097
-:04BDA9000000000096
-:04BDAA000000000095
-:04BDAB000000000094
-:04BDAC000000000093
-:04BDAD000000000092
-:04BDAE000000000091
-:04BDAF000000000090
-:04BDB000000000008F
-:04BDB100000000008E
-:04BDB200000000008D
-:04BDB300000000008C
-:04BDB400000000008B
-:04BDB500000000008A
-:04BDB6000000000089
-:04BDB7000000000088
-:04BDB8000000000087
-:04BDB9000000000086
-:04BDBA000000000085
-:04BDBB000000000084
-:04BDBC000000000083
-:04BDBD000000000082
-:04BDBE000000000081
-:04BDBF000000000080
-:04BDC000000000007F
-:04BDC100000000007E
-:04BDC200000000007D
-:04BDC300000000007C
-:04BDC400000000007B
-:04BDC500000000007A
-:04BDC6000000000079
-:04BDC7000000000078
-:04BDC8000000000077
-:04BDC9000000000076
-:04BDCA000000000075
-:04BDCB000000000074
-:04BDCC000000000073
-:04BDCD000000000072
-:04BDCE000000000071
-:04BDCF000000000070
-:04BDD000000000006F
-:04BDD100000000006E
-:04BDD200000000006D
-:04BDD300000000006C
-:04BDD400000000006B
-:04BDD500000000006A
-:04BDD6000000000069
-:04BDD7000000000068
-:04BDD8000000000067
-:04BDD9000000000066
-:04BDDA000000000065
-:04BDDB000000000064
-:04BDDC000000000063
-:04BDDD000000000062
-:04BDDE000000000061
-:04BDDF000000000060
-:04BDE000000000005F
-:04BDE100000000005E
-:04BDE200000000005D
-:04BDE300000000005C
-:04BDE400000000005B
-:04BDE500000000005A
-:04BDE6000000000059
-:04BDE7000000000058
-:04BDE8000000000057
-:04BDE9000000000056
-:04BDEA000000000055
-:04BDEB000000000054
-:04BDEC000000000053
-:04BDED000000000052
-:04BDEE000000000051
-:04BDEF000000000050
-:04BDF000000000004F
-:04BDF100000000004E
-:04BDF200000000004D
-:04BDF300000000004C
-:04BDF400000000004B
-:04BDF500000000004A
-:04BDF6000000000049
-:04BDF7000000000048
-:04BDF8000000000047
-:04BDF9000000000046
-:04BDFA000000000045
-:04BDFB000000000044
-:04BDFC000000000043
-:04BDFD000000000042
-:04BDFE000000000041
-:04BDFF000000000040
-:04BE0000000000003E
-:04BE0100000000003D
-:04BE0200000000003C
-:04BE0300000000003B
-:04BE0400000000003A
-:04BE05000000000039
-:04BE06000000000038
-:04BE07000000000037
-:04BE08000000000036
-:04BE09000000000035
-:04BE0A000000000034
-:04BE0B000000000033
-:04BE0C000000000032
-:04BE0D000000000031
-:04BE0E000000000030
-:04BE0F00000000002F
-:04BE1000000000002E
-:04BE1100000000002D
-:04BE1200000000002C
-:04BE1300000000002B
-:04BE1400000000002A
-:04BE15000000000029
-:04BE16000000000028
-:04BE17000000000027
-:04BE18000000000026
-:04BE19000000000025
-:04BE1A000000000024
-:04BE1B000000000023
-:04BE1C000000000022
-:04BE1D000000000021
-:04BE1E000000000020
-:04BE1F00000000001F
-:04BE2000000000001E
-:04BE2100000000001D
-:04BE2200000000001C
-:04BE2300000000001B
-:04BE2400000000001A
-:04BE25000000000019
-:04BE26000000000018
-:04BE27000000000017
-:04BE28000000000016
-:04BE29000000000015
-:04BE2A000000000014
-:04BE2B000000000013
-:04BE2C000000000012
-:04BE2D000000000011
-:04BE2E000000000010
-:04BE2F00000000000F
-:04BE3000000000000E
-:04BE3100000000000D
-:04BE3200000000000C
-:04BE3300000000000B
-:04BE3400000000000A
-:04BE35000000000009
-:04BE36000000000008
-:04BE37000000000007
-:04BE38000000000006
-:04BE39000000000005
-:04BE3A000000000004
-:04BE3B000000000003
-:04BE3C000000000002
-:04BE3D000000000001
-:04BE3E000000000000
-:04BE3F0000000000FF
-:04BE400000000000FE
-:04BE410000000000FD
-:04BE420000000000FC
-:04BE430000000000FB
-:04BE440000000000FA
-:04BE450000000000F9
-:04BE460000000000F8
-:04BE470000000000F7
-:04BE480000000000F6
-:04BE490000000000F5
-:04BE4A0000000000F4
-:04BE4B0000000000F3
-:04BE4C0000000000F2
-:04BE4D0000000000F1
-:04BE4E0000000000F0
-:04BE4F0000000000EF
-:04BE500000000000EE
-:04BE510000000000ED
-:04BE520000000000EC
-:04BE530000000000EB
-:04BE540000000000EA
-:04BE550000000000E9
-:04BE560000000000E8
-:04BE570000000000E7
-:04BE580000000000E6
-:04BE590000000000E5
-:04BE5A0000000000E4
-:04BE5B0000000000E3
-:04BE5C0000000000E2
-:04BE5D0000000000E1
-:04BE5E0000000000E0
-:04BE5F0000000000DF
-:04BE600000000000DE
-:04BE610000000000DD
-:04BE620000000000DC
-:04BE630000000000DB
-:04BE640000000000DA
-:04BE650000000000D9
-:04BE660000000000D8
-:04BE670000000000D7
-:04BE680000000000D6
-:04BE690000000000D5
-:04BE6A0000000000D4
-:04BE6B0000000000D3
-:04BE6C0000000000D2
-:04BE6D0000000000D1
-:04BE6E0000000000D0
-:04BE6F0000000000CF
-:04BE700000000000CE
-:04BE710000000000CD
-:04BE720000000000CC
-:04BE730000000000CB
-:04BE740000000000CA
-:04BE750000000000C9
-:04BE760000000000C8
-:04BE770000000000C7
-:04BE780000000000C6
-:04BE790000000000C5
-:04BE7A0000000000C4
-:04BE7B0000000000C3
-:04BE7C0000000000C2
-:04BE7D0000000000C1
-:04BE7E0000000000C0
-:04BE7F0000000000BF
-:04BE800000000000BE
-:04BE810000000000BD
-:04BE820000000000BC
-:04BE830000000000BB
-:04BE840000000000BA
-:04BE850000000000B9
-:04BE860000000000B8
-:04BE870000000000B7
-:04BE880000000000B6
-:04BE890000000000B5
-:04BE8A0000000000B4
-:04BE8B0000000000B3
-:04BE8C0000000000B2
-:04BE8D0000000000B1
-:04BE8E0000000000B0
-:04BE8F0000000000AF
-:04BE900000000000AE
-:04BE910000000000AD
-:04BE920000000000AC
-:04BE930000000000AB
-:04BE940000000000AA
-:04BE950000000000A9
-:04BE960000000000A8
-:04BE970000000000A7
-:04BE980000000000A6
-:04BE990000000000A5
-:04BE9A0000000000A4
-:04BE9B0000000000A3
-:04BE9C0000000000A2
-:04BE9D0000000000A1
-:04BE9E0000000000A0
-:04BE9F00000000009F
-:04BEA000000000009E
-:04BEA100000000009D
-:04BEA200000000009C
-:04BEA300000000009B
-:04BEA400000000009A
-:04BEA5000000000099
-:04BEA6000000000098
-:04BEA7000000000097
-:04BEA8000000000096
-:04BEA9000000000095
-:04BEAA000000000094
-:04BEAB000000000093
-:04BEAC000000000092
-:04BEAD000000000091
-:04BEAE000000000090
-:04BEAF00000000008F
-:04BEB000000000008E
-:04BEB100000000008D
-:04BEB200000000008C
-:04BEB300000000008B
-:04BEB400000000008A
-:04BEB5000000000089
-:04BEB6000000000088
-:04BEB7000000000087
-:04BEB8000000000086
-:04BEB9000000000085
-:04BEBA000000000084
-:04BEBB000000000083
-:04BEBC000000000082
-:04BEBD000000000081
-:04BEBE000000000080
-:04BEBF00000000007F
-:04BEC000000000007E
-:04BEC100000000007D
-:04BEC200000000007C
-:04BEC300000000007B
-:04BEC400000000007A
-:04BEC5000000000079
-:04BEC6000000000078
-:04BEC7000000000077
-:04BEC8000000000076
-:04BEC9000000000075
-:04BECA000000000074
-:04BECB000000000073
-:04BECC000000000072
-:04BECD000000000071
-:04BECE000000000070
-:04BECF00000000006F
-:04BED000000000006E
-:04BED100000000006D
-:04BED200000000006C
-:04BED300000000006B
-:04BED400000000006A
-:04BED5000000000069
-:04BED6000000000068
-:04BED7000000000067
-:04BED8000000000066
-:04BED9000000000065
-:04BEDA000000000064
-:04BEDB000000000063
-:04BEDC000000000062
-:04BEDD000000000061
-:04BEDE000000000060
-:04BEDF00000000005F
-:04BEE000000000005E
-:04BEE100000000005D
-:04BEE200000000005C
-:04BEE300000000005B
-:04BEE400000000005A
-:04BEE5000000000059
-:04BEE6000000000058
-:04BEE7000000000057
-:04BEE8000000000056
-:04BEE9000000000055
-:04BEEA000000000054
-:04BEEB000000000053
-:04BEEC000000000052
-:04BEED000000000051
-:04BEEE000000000050
-:04BEEF00000000004F
-:04BEF000000000004E
-:04BEF100000000004D
-:04BEF200000000004C
-:04BEF300000000004B
-:04BEF400000000004A
-:04BEF5000000000049
-:04BEF6000000000048
-:04BEF7000000000047
-:04BEF8000000000046
-:04BEF9000000000045
-:04BEFA000000000044
-:04BEFB000000000043
-:04BEFC000000000042
-:04BEFD000000000041
-:04BEFE000000000040
-:04BEFF00000000003F
-:04BF0000000000003D
-:04BF0100000000003C
-:04BF0200000000003B
-:04BF0300000000003A
-:04BF04000000000039
-:04BF05000000000038
-:04BF06000000000037
-:04BF07000000000036
-:04BF08000000000035
-:04BF09000000000034
-:04BF0A000000000033
-:04BF0B000000000032
-:04BF0C000000000031
-:04BF0D000000000030
-:04BF0E00000000002F
-:04BF0F00000000002E
-:04BF1000000000002D
-:04BF1100000000002C
-:04BF1200000000002B
-:04BF1300000000002A
-:04BF14000000000029
-:04BF15000000000028
-:04BF16000000000027
-:04BF17000000000026
-:04BF18000000000025
-:04BF19000000000024
-:04BF1A000000000023
-:04BF1B000000000022
-:04BF1C000000000021
-:04BF1D000000000020
-:04BF1E00000000001F
-:04BF1F00000000001E
-:04BF2000000000001D
-:04BF2100000000001C
-:04BF2200000000001B
-:04BF2300000000001A
-:04BF24000000000019
-:04BF25000000000018
-:04BF26000000000017
-:04BF27000000000016
-:04BF28000000000015
-:04BF29000000000014
-:04BF2A000000000013
-:04BF2B000000000012
-:04BF2C000000000011
-:04BF2D000000000010
-:04BF2E00000000000F
-:04BF2F00000000000E
-:04BF3000000000000D
-:04BF3100000000000C
-:04BF3200000000000B
-:04BF3300000000000A
-:04BF34000000000009
-:04BF35000000000008
-:04BF36000000000007
-:04BF37000000000006
-:04BF38000000000005
-:04BF39000000000004
-:04BF3A000000000003
-:04BF3B000000000002
-:04BF3C000000000001
-:04BF3D000000000000
-:04BF3E0000000000FF
-:04BF3F0000000000FE
-:04BF400000000000FD
-:04BF410000000000FC
-:04BF420000000000FB
-:04BF430000000000FA
-:04BF440000000000F9
-:04BF450000000000F8
-:04BF460000000000F7
-:04BF470000000000F6
-:04BF480000000000F5
-:04BF490000000000F4
-:04BF4A0000000000F3
-:04BF4B0000000000F2
-:04BF4C0000000000F1
-:04BF4D0000000000F0
-:04BF4E0000000000EF
-:04BF4F0000000000EE
-:04BF500000000000ED
-:04BF510000000000EC
-:04BF520000000000EB
-:04BF530000000000EA
-:04BF540000000000E9
-:04BF550000000000E8
-:04BF560000000000E7
-:04BF570000000000E6
-:04BF580000000000E5
-:04BF590000000000E4
-:04BF5A0000000000E3
-:04BF5B0000000000E2
-:04BF5C0000000000E1
-:04BF5D0000000000E0
-:04BF5E0000000000DF
-:04BF5F0000000000DE
-:04BF600000000000DD
-:04BF610000000000DC
-:04BF620000000000DB
-:04BF630000000000DA
-:04BF640000000000D9
-:04BF650000000000D8
-:04BF660000000000D7
-:04BF670000000000D6
-:04BF680000000000D5
-:04BF690000000000D4
-:04BF6A0000000000D3
-:04BF6B0000000000D2
-:04BF6C0000000000D1
-:04BF6D0000000000D0
-:04BF6E0000000000CF
-:04BF6F0000000000CE
-:04BF700000000000CD
-:04BF710000000000CC
-:04BF720000000000CB
-:04BF730000000000CA
-:04BF740000000000C9
-:04BF750000000000C8
-:04BF760000000000C7
-:04BF770000000000C6
-:04BF780000000000C5
-:04BF790000000000C4
-:04BF7A0000000000C3
-:04BF7B0000000000C2
-:04BF7C0000000000C1
-:04BF7D0000000000C0
-:04BF7E0000000000BF
-:04BF7F0000000000BE
-:04BF800000000000BD
-:04BF810000000000BC
-:04BF820000000000BB
-:04BF830000000000BA
-:04BF840000000000B9
-:04BF850000000000B8
-:04BF860000000000B7
-:04BF870000000000B6
-:04BF880000000000B5
-:04BF890000000000B4
-:04BF8A0000000000B3
-:04BF8B0000000000B2
-:04BF8C0000000000B1
-:04BF8D0000000000B0
-:04BF8E0000000000AF
-:04BF8F0000000000AE
-:04BF900000000000AD
-:04BF910000000000AC
-:04BF920000000000AB
-:04BF930000000000AA
-:04BF940000000000A9
-:04BF950000000000A8
-:04BF960000000000A7
-:04BF970000000000A6
-:04BF980000000000A5
-:04BF990000000000A4
-:04BF9A0000000000A3
-:04BF9B0000000000A2
-:04BF9C0000000000A1
-:04BF9D0000000000A0
-:04BF9E00000000009F
-:04BF9F00000000009E
-:04BFA000000000009D
-:04BFA100000000009C
-:04BFA200000000009B
-:04BFA300000000009A
-:04BFA4000000000099
-:04BFA5000000000098
-:04BFA6000000000097
-:04BFA7000000000096
-:04BFA8000000000095
-:04BFA9000000000094
-:04BFAA000000000093
-:04BFAB000000000092
-:04BFAC000000000091
-:04BFAD000000000090
-:04BFAE00000000008F
-:04BFAF00000000008E
-:04BFB000000000008D
-:04BFB100000000008C
-:04BFB200000000008B
-:04BFB300000000008A
-:04BFB4000000000089
-:04BFB5000000000088
-:04BFB6000000000087
-:04BFB7000000000086
-:04BFB8000000000085
-:04BFB9000000000084
-:04BFBA000000000083
-:04BFBB000000000082
-:04BFBC000000000081
-:04BFBD000000000080
-:04BFBE00000000007F
-:04BFBF00000000007E
-:04BFC000000000007D
-:04BFC100000000007C
-:04BFC200000000007B
-:04BFC300000000007A
-:04BFC4000000000079
-:04BFC5000000000078
-:04BFC6000000000077
-:04BFC7000000000076
-:04BFC8000000000075
-:04BFC9000000000074
-:04BFCA000000000073
-:04BFCB000000000072
-:04BFCC000000000071
-:04BFCD000000000070
-:04BFCE00000000006F
-:04BFCF00000000006E
-:04BFD000000000006D
-:04BFD100000000006C
-:04BFD200000000006B
-:04BFD300000000006A
-:04BFD4000000000069
-:04BFD5000000000068
-:04BFD6000000000067
-:04BFD7000000000066
-:04BFD8000000000065
-:04BFD9000000000064
-:04BFDA000000000063
-:04BFDB000000000062
-:04BFDC000000000061
-:04BFDD000000000060
-:04BFDE00000000005F
-:04BFDF00000000005E
-:04BFE000000000005D
-:04BFE100000000005C
-:04BFE200000000005B
-:04BFE300000000005A
-:04BFE4000000000059
-:04BFE5000000000058
-:04BFE6000000000057
-:04BFE7000000000056
-:04BFE8000000000055
-:04BFE9000000000054
-:04BFEA000000000053
-:04BFEB000000000052
-:04BFEC000000000051
-:04BFED000000000050
-:04BFEE00000000004F
-:04BFEF00000000004E
-:04BFF000000000004D
-:04BFF100000000004C
-:04BFF200000000004B
-:04BFF300000000004A
-:04BFF4000000000049
-:04BFF5000000000048
-:04BFF6000000000047
-:04BFF7000000000046
-:04BFF8000000000045
-:04BFF9000000000044
-:04BFFA000000000043
-:04BFFB000000000042
-:04BFFC000000000041
-:04BFFD000000000040
-:04BFFE00000000003F
-:04BFFF00000000003E
-:04C00000000000003C
-:04C00100000000003B
-:04C00200000000003A
-:04C003000000000039
-:04C004000000000038
-:04C005000000000037
-:04C006000000000036
-:04C007000000000035
-:04C008000000000034
-:04C009000000000033
-:04C00A000000000032
-:04C00B000000000031
-:04C00C000000000030
-:04C00D00000000002F
-:04C00E00000000002E
-:04C00F00000000002D
-:04C01000000000002C
-:04C01100000000002B
-:04C01200000000002A
-:04C013000000000029
-:04C014000000000028
-:04C015000000000027
-:04C016000000000026
-:04C017000000000025
-:04C018000000000024
-:04C019000000000023
-:04C01A000000000022
-:04C01B000000000021
-:04C01C000000000020
-:04C01D00000000001F
-:04C01E00000000001E
-:04C01F00000000001D
-:04C02000000000001C
-:04C02100000000001B
-:04C02200000000001A
-:04C023000000000019
-:04C024000000000018
-:04C025000000000017
-:04C026000000000016
-:04C027000000000015
-:04C028000000000014
-:04C029000000000013
-:04C02A000000000012
-:04C02B000000000011
-:04C02C000000000010
-:04C02D00000000000F
-:04C02E00000000000E
-:04C02F00000000000D
-:04C03000000000000C
-:04C03100000000000B
-:04C03200000000000A
-:04C033000000000009
-:04C034000000000008
-:04C035000000000007
-:04C036000000000006
-:04C037000000000005
-:04C038000000000004
-:04C039000000000003
-:04C03A000000000002
-:04C03B000000000001
-:04C03C000000000000
-:04C03D0000000000FF
-:04C03E0000000000FE
-:04C03F0000000000FD
-:04C0400000000000FC
-:04C0410000000000FB
-:04C0420000000000FA
-:04C0430000000000F9
-:04C0440000000000F8
-:04C0450000000000F7
-:04C0460000000000F6
-:04C0470000000000F5
-:04C0480000000000F4
-:04C0490000000000F3
-:04C04A0000000000F2
-:04C04B0000000000F1
-:04C04C0000000000F0
-:04C04D0000000000EF
-:04C04E0000000000EE
-:04C04F0000000000ED
-:04C0500000000000EC
-:04C0510000000000EB
-:04C0520000000000EA
-:04C0530000000000E9
-:04C0540000000000E8
-:04C0550000000000E7
-:04C0560000000000E6
-:04C0570000000000E5
-:04C0580000000000E4
-:04C0590000000000E3
-:04C05A0000000000E2
-:04C05B0000000000E1
-:04C05C0000000000E0
-:04C05D0000000000DF
-:04C05E0000000000DE
-:04C05F0000000000DD
-:04C0600000000000DC
-:04C0610000000000DB
-:04C0620000000000DA
-:04C0630000000000D9
-:04C0640000000000D8
-:04C0650000000000D7
-:04C0660000000000D6
-:04C0670000000000D5
-:04C0680000000000D4
-:04C0690000000000D3
-:04C06A0000000000D2
-:04C06B0000000000D1
-:04C06C0000000000D0
-:04C06D0000000000CF
-:04C06E0000000000CE
-:04C06F0000000000CD
-:04C0700000000000CC
-:04C0710000000000CB
-:04C0720000000000CA
-:04C0730000000000C9
-:04C0740000000000C8
-:04C0750000000000C7
-:04C0760000000000C6
-:04C0770000000000C5
-:04C0780000000000C4
-:04C0790000000000C3
-:04C07A0000000000C2
-:04C07B0000000000C1
-:04C07C0000000000C0
-:04C07D0000000000BF
-:04C07E0000000000BE
-:04C07F0000000000BD
-:04C0800000000000BC
-:04C0810000000000BB
-:04C0820000000000BA
-:04C0830000000000B9
-:04C0840000000000B8
-:04C0850000000000B7
-:04C0860000000000B6
-:04C0870000000000B5
-:04C0880000000000B4
-:04C0890000000000B3
-:04C08A0000000000B2
-:04C08B0000000000B1
-:04C08C0000000000B0
-:04C08D0000000000AF
-:04C08E0000000000AE
-:04C08F0000000000AD
-:04C0900000000000AC
-:04C0910000000000AB
-:04C0920000000000AA
-:04C0930000000000A9
-:04C0940000000000A8
-:04C0950000000000A7
-:04C0960000000000A6
-:04C0970000000000A5
-:04C0980000000000A4
-:04C0990000000000A3
-:04C09A0000000000A2
-:04C09B0000000000A1
-:04C09C0000000000A0
-:04C09D00000000009F
-:04C09E00000000009E
-:04C09F00000000009D
-:04C0A000000000009C
-:04C0A100000000009B
-:04C0A200000000009A
-:04C0A3000000000099
-:04C0A4000000000098
-:04C0A5000000000097
-:04C0A6000000000096
-:04C0A7000000000095
-:04C0A8000000000094
-:04C0A9000000000093
-:04C0AA000000000092
-:04C0AB000000000091
-:04C0AC000000000090
-:04C0AD00000000008F
-:04C0AE00000000008E
-:04C0AF00000000008D
-:04C0B000000000008C
-:04C0B100000000008B
-:04C0B200000000008A
-:04C0B3000000000089
-:04C0B4000000000088
-:04C0B5000000000087
-:04C0B6000000000086
-:04C0B7000000000085
-:04C0B8000000000084
-:04C0B9000000000083
-:04C0BA000000000082
-:04C0BB000000000081
-:04C0BC000000000080
-:04C0BD00000000007F
-:04C0BE00000000007E
-:04C0BF00000000007D
-:04C0C000000000007C
-:04C0C100000000007B
-:04C0C200000000007A
-:04C0C3000000000079
-:04C0C4000000000078
-:04C0C5000000000077
-:04C0C6000000000076
-:04C0C7000000000075
-:04C0C8000000000074
-:04C0C9000000000073
-:04C0CA000000000072
-:04C0CB000000000071
-:04C0CC000000000070
-:04C0CD00000000006F
-:04C0CE00000000006E
-:04C0CF00000000006D
-:04C0D000000000006C
-:04C0D100000000006B
-:04C0D200000000006A
-:04C0D3000000000069
-:04C0D4000000000068
-:04C0D5000000000067
-:04C0D6000000000066
-:04C0D7000000000065
-:04C0D8000000000064
-:04C0D9000000000063
-:04C0DA000000000062
-:04C0DB000000000061
-:04C0DC000000000060
-:04C0DD00000000005F
-:04C0DE00000000005E
-:04C0DF00000000005D
-:04C0E000000000005C
-:04C0E100000000005B
-:04C0E200000000005A
-:04C0E3000000000059
-:04C0E4000000000058
-:04C0E5000000000057
-:04C0E6000000000056
-:04C0E7000000000055
-:04C0E8000000000054
-:04C0E9000000000053
-:04C0EA000000000052
-:04C0EB000000000051
-:04C0EC000000000050
-:04C0ED00000000004F
-:04C0EE00000000004E
-:04C0EF00000000004D
-:04C0F000000000004C
-:04C0F100000000004B
-:04C0F200000000004A
-:04C0F3000000000049
-:04C0F4000000000048
-:04C0F5000000000047
-:04C0F6000000000046
-:04C0F7000000000045
-:04C0F8000000000044
-:04C0F9000000000043
-:04C0FA000000000042
-:04C0FB000000000041
-:04C0FC000000000040
-:04C0FD00000000003F
-:04C0FE00000000003E
-:04C0FF00000000003D
-:04C10000000000003B
-:04C10100000000003A
-:04C102000000000039
-:04C103000000000038
-:04C104000000000037
-:04C105000000000036
-:04C106000000000035
-:04C107000000000034
-:04C108000000000033
-:04C109000000000032
-:04C10A000000000031
-:04C10B000000000030
-:04C10C00000000002F
-:04C10D00000000002E
-:04C10E00000000002D
-:04C10F00000000002C
-:04C11000000000002B
-:04C11100000000002A
-:04C112000000000029
-:04C113000000000028
-:04C114000000000027
-:04C115000000000026
-:04C116000000000025
-:04C117000000000024
-:04C118000000000023
-:04C119000000000022
-:04C11A000000000021
-:04C11B000000000020
-:04C11C00000000001F
-:04C11D00000000001E
-:04C11E00000000001D
-:04C11F00000000001C
-:04C12000000000001B
-:04C12100000000001A
-:04C122000000000019
-:04C123000000000018
-:04C124000000000017
-:04C125000000000016
-:04C126000000000015
-:04C127000000000014
-:04C128000000000013
-:04C129000000000012
-:04C12A000000000011
-:04C12B000000000010
-:04C12C00000000000F
-:04C12D00000000000E
-:04C12E00000000000D
-:04C12F00000000000C
-:04C13000000000000B
-:04C13100000000000A
-:04C132000000000009
-:04C133000000000008
-:04C134000000000007
-:04C135000000000006
-:04C136000000000005
-:04C137000000000004
-:04C138000000000003
-:04C139000000000002
-:04C13A000000000001
-:04C13B000000000000
-:04C13C0000000000FF
-:04C13D0000000000FE
-:04C13E0000000000FD
-:04C13F0000000000FC
-:04C1400000000000FB
-:04C1410000000000FA
-:04C1420000000000F9
-:04C1430000000000F8
-:04C1440000000000F7
-:04C1450000000000F6
-:04C1460000000000F5
-:04C1470000000000F4
-:04C1480000000000F3
-:04C1490000000000F2
-:04C14A0000000000F1
-:04C14B0000000000F0
-:04C14C0000000000EF
-:04C14D0000000000EE
-:04C14E0000000000ED
-:04C14F0000000000EC
-:04C1500000000000EB
-:04C1510000000000EA
-:04C1520000000000E9
-:04C1530000000000E8
-:04C1540000000000E7
-:04C1550000000000E6
-:04C1560000000000E5
-:04C1570000000000E4
-:04C1580000000000E3
-:04C1590000000000E2
-:04C15A0000000000E1
-:04C15B0000000000E0
-:04C15C0000000000DF
-:04C15D0000000000DE
-:04C15E0000000000DD
-:04C15F0000000000DC
-:04C1600000000000DB
-:04C1610000000000DA
-:04C1620000000000D9
-:04C1630000000000D8
-:04C1640000000000D7
-:04C1650000000000D6
-:04C1660000000000D5
-:04C1670000000000D4
-:04C1680000000000D3
-:04C1690000000000D2
-:04C16A0000000000D1
-:04C16B0000000000D0
-:04C16C0000000000CF
-:04C16D0000000000CE
-:04C16E0000000000CD
-:04C16F0000000000CC
-:04C1700000000000CB
-:04C1710000000000CA
-:04C1720000000000C9
-:04C1730000000000C8
-:04C1740000000000C7
-:04C1750000000000C6
-:04C1760000000000C5
-:04C1770000000000C4
-:04C1780000000000C3
-:04C1790000000000C2
-:04C17A0000000000C1
-:04C17B0000000000C0
-:04C17C0000000000BF
-:04C17D0000000000BE
-:04C17E0000000000BD
-:04C17F0000000000BC
-:04C1800000000000BB
-:04C1810000000000BA
-:04C1820000000000B9
-:04C1830000000000B8
-:04C1840000000000B7
-:04C1850000000000B6
-:04C1860000000000B5
-:04C1870000000000B4
-:04C1880000000000B3
-:04C1890000000000B2
-:04C18A0000000000B1
-:04C18B0000000000B0
-:04C18C0000000000AF
-:04C18D0000000000AE
-:04C18E0000000000AD
-:04C18F0000000000AC
-:04C1900000000000AB
-:04C1910000000000AA
-:04C1920000000000A9
-:04C1930000000000A8
-:04C1940000000000A7
-:04C1950000000000A6
-:04C1960000000000A5
-:04C1970000000000A4
-:04C1980000000000A3
-:04C1990000000000A2
-:04C19A0000000000A1
-:04C19B0000000000A0
-:04C19C00000000009F
-:04C19D00000000009E
-:04C19E00000000009D
-:04C19F00000000009C
-:04C1A000000000009B
-:04C1A100000000009A
-:04C1A2000000000099
-:04C1A3000000000098
-:04C1A4000000000097
-:04C1A5000000000096
-:04C1A6000000000095
-:04C1A7000000000094
-:04C1A8000000000093
-:04C1A9000000000092
-:04C1AA000000000091
-:04C1AB000000000090
-:04C1AC00000000008F
-:04C1AD00000000008E
-:04C1AE00000000008D
-:04C1AF00000000008C
-:04C1B000000000008B
-:04C1B100000000008A
-:04C1B2000000000089
-:04C1B3000000000088
-:04C1B4000000000087
-:04C1B5000000000086
-:04C1B6000000000085
-:04C1B7000000000084
-:04C1B8000000000083
-:04C1B9000000000082
-:04C1BA000000000081
-:04C1BB000000000080
-:04C1BC00000000007F
-:04C1BD00000000007E
-:04C1BE00000000007D
-:04C1BF00000000007C
-:04C1C000000000007B
-:04C1C100000000007A
-:04C1C2000000000079
-:04C1C3000000000078
-:04C1C4000000000077
-:04C1C5000000000076
-:04C1C6000000000075
-:04C1C7000000000074
-:04C1C8000000000073
-:04C1C9000000000072
-:04C1CA000000000071
-:04C1CB000000000070
-:04C1CC00000000006F
-:04C1CD00000000006E
-:04C1CE00000000006D
-:04C1CF00000000006C
-:04C1D000000000006B
-:04C1D100000000006A
-:04C1D2000000000069
-:04C1D3000000000068
-:04C1D4000000000067
-:04C1D5000000000066
-:04C1D6000000000065
-:04C1D7000000000064
-:04C1D8000000000063
-:04C1D9000000000062
-:04C1DA000000000061
-:04C1DB000000000060
-:04C1DC00000000005F
-:04C1DD00000000005E
-:04C1DE00000000005D
-:04C1DF00000000005C
-:04C1E000000000005B
-:04C1E100000000005A
-:04C1E2000000000059
-:04C1E3000000000058
-:04C1E4000000000057
-:04C1E5000000000056
-:04C1E6000000000055
-:04C1E7000000000054
-:04C1E8000000000053
-:04C1E9000000000052
-:04C1EA000000000051
-:04C1EB000000000050
-:04C1EC00000000004F
-:04C1ED00000000004E
-:04C1EE00000000004D
-:04C1EF00000000004C
-:04C1F000000000004B
-:04C1F100000000004A
-:04C1F2000000000049
-:04C1F3000000000048
-:04C1F4000000000047
-:04C1F5000000000046
-:04C1F6000000000045
-:04C1F7000000000044
-:04C1F8000000000043
-:04C1F9000000000042
-:04C1FA000000000041
-:04C1FB000000000040
-:04C1FC00000000003F
-:04C1FD00000000003E
-:04C1FE00000000003D
-:04C1FF00000000003C
-:04C20000000000003A
-:04C201000000000039
-:04C202000000000038
-:04C203000000000037
-:04C204000000000036
-:04C205000000000035
-:04C206000000000034
-:04C207000000000033
-:04C208000000000032
-:04C209000000000031
-:04C20A000000000030
-:04C20B00000000002F
-:04C20C00000000002E
-:04C20D00000000002D
-:04C20E00000000002C
-:04C20F00000000002B
-:04C21000000000002A
-:04C211000000000029
-:04C212000000000028
-:04C213000000000027
-:04C214000000000026
-:04C215000000000025
-:04C216000000000024
-:04C217000000000023
-:04C218000000000022
-:04C219000000000021
-:04C21A000000000020
-:04C21B00000000001F
-:04C21C00000000001E
-:04C21D00000000001D
-:04C21E00000000001C
-:04C21F00000000001B
-:04C22000000000001A
-:04C221000000000019
-:04C222000000000018
-:04C223000000000017
-:04C224000000000016
-:04C225000000000015
-:04C226000000000014
-:04C227000000000013
-:04C228000000000012
-:04C229000000000011
-:04C22A000000000010
-:04C22B00000000000F
-:04C22C00000000000E
-:04C22D00000000000D
-:04C22E00000000000C
-:04C22F00000000000B
-:04C23000000000000A
-:04C231000000000009
-:04C232000000000008
-:04C233000000000007
-:04C234000000000006
-:04C235000000000005
-:04C236000000000004
-:04C237000000000003
-:04C238000000000002
-:04C239000000000001
-:04C23A000000000000
-:04C23B0000000000FF
-:04C23C0000000000FE
-:04C23D0000000000FD
-:04C23E0000000000FC
-:04C23F0000000000FB
-:04C2400000000000FA
-:04C2410000000000F9
-:04C2420000000000F8
-:04C2430000000000F7
-:04C2440000000000F6
-:04C2450000000000F5
-:04C2460000000000F4
-:04C2470000000000F3
-:04C2480000000000F2
-:04C2490000000000F1
-:04C24A0000000000F0
-:04C24B0000000000EF
-:04C24C0000000000EE
-:04C24D0000000000ED
-:04C24E0000000000EC
-:04C24F0000000000EB
-:04C2500000000000EA
-:04C2510000000000E9
-:04C2520000000000E8
-:04C2530000000000E7
-:04C2540000000000E6
-:04C2550000000000E5
-:04C2560000000000E4
-:04C2570000000000E3
-:04C2580000000000E2
-:04C2590000000000E1
-:04C25A0000000000E0
-:04C25B0000000000DF
-:04C25C0000000000DE
-:04C25D0000000000DD
-:04C25E0000000000DC
-:04C25F0000000000DB
-:04C2600000000000DA
-:04C2610000000000D9
-:04C2620000000000D8
-:04C2630000000000D7
-:04C2640000000000D6
-:04C2650000000000D5
-:04C2660000000000D4
-:04C2670000000000D3
-:04C2680000000000D2
-:04C2690000000000D1
-:04C26A0000000000D0
-:04C26B0000000000CF
-:04C26C0000000000CE
-:04C26D0000000000CD
-:04C26E0000000000CC
-:04C26F0000000000CB
-:04C2700000000000CA
-:04C2710000000000C9
-:04C2720000000000C8
-:04C2730000000000C7
-:04C2740000000000C6
-:04C2750000000000C5
-:04C2760000000000C4
-:04C2770000000000C3
-:04C2780000000000C2
-:04C2790000000000C1
-:04C27A0000000000C0
-:04C27B0000000000BF
-:04C27C0000000000BE
-:04C27D0000000000BD
-:04C27E0000000000BC
-:04C27F0000000000BB
-:04C2800000000000BA
-:04C2810000000000B9
-:04C2820000000000B8
-:04C2830000000000B7
-:04C2840000000000B6
-:04C2850000000000B5
-:04C2860000000000B4
-:04C2870000000000B3
-:04C2880000000000B2
-:04C2890000000000B1
-:04C28A0000000000B0
-:04C28B0000000000AF
-:04C28C0000000000AE
-:04C28D0000000000AD
-:04C28E0000000000AC
-:04C28F0000000000AB
-:04C2900000000000AA
-:04C2910000000000A9
-:04C2920000000000A8
-:04C2930000000000A7
-:04C2940000000000A6
-:04C2950000000000A5
-:04C2960000000000A4
-:04C2970000000000A3
-:04C2980000000000A2
-:04C2990000000000A1
-:04C29A0000000000A0
-:04C29B00000000009F
-:04C29C00000000009E
-:04C29D00000000009D
-:04C29E00000000009C
-:04C29F00000000009B
-:04C2A000000000009A
-:04C2A1000000000099
-:04C2A2000000000098
-:04C2A3000000000097
-:04C2A4000000000096
-:04C2A5000000000095
-:04C2A6000000000094
-:04C2A7000000000093
-:04C2A8000000000092
-:04C2A9000000000091
-:04C2AA000000000090
-:04C2AB00000000008F
-:04C2AC00000000008E
-:04C2AD00000000008D
-:04C2AE00000000008C
-:04C2AF00000000008B
-:04C2B000000000008A
-:04C2B1000000000089
-:04C2B2000000000088
-:04C2B3000000000087
-:04C2B4000000000086
-:04C2B5000000000085
-:04C2B6000000000084
-:04C2B7000000000083
-:04C2B8000000000082
-:04C2B9000000000081
-:04C2BA000000000080
-:04C2BB00000000007F
-:04C2BC00000000007E
-:04C2BD00000000007D
-:04C2BE00000000007C
-:04C2BF00000000007B
-:04C2C000000000007A
-:04C2C1000000000079
-:04C2C2000000000078
-:04C2C3000000000077
-:04C2C4000000000076
-:04C2C5000000000075
-:04C2C6000000000074
-:04C2C7000000000073
-:04C2C8000000000072
-:04C2C9000000000071
-:04C2CA000000000070
-:04C2CB00000000006F
-:04C2CC00000000006E
-:04C2CD00000000006D
-:04C2CE00000000006C
-:04C2CF00000000006B
-:04C2D000000000006A
-:04C2D1000000000069
-:04C2D2000000000068
-:04C2D3000000000067
-:04C2D4000000000066
-:04C2D5000000000065
-:04C2D6000000000064
-:04C2D7000000000063
-:04C2D8000000000062
-:04C2D9000000000061
-:04C2DA000000000060
-:04C2DB00000000005F
-:04C2DC00000000005E
-:04C2DD00000000005D
-:04C2DE00000000005C
-:04C2DF00000000005B
-:04C2E000000000005A
-:04C2E1000000000059
-:04C2E2000000000058
-:04C2E3000000000057
-:04C2E4000000000056
-:04C2E5000000000055
-:04C2E6000000000054
-:04C2E7000000000053
-:04C2E8000000000052
-:04C2E9000000000051
-:04C2EA000000000050
-:04C2EB00000000004F
-:04C2EC00000000004E
-:04C2ED00000000004D
-:04C2EE00000000004C
-:04C2EF00000000004B
-:04C2F000000000004A
-:04C2F1000000000049
-:04C2F2000000000048
-:04C2F3000000000047
-:04C2F4000000000046
-:04C2F5000000000045
-:04C2F6000000000044
-:04C2F7000000000043
-:04C2F8000000000042
-:04C2F9000000000041
-:04C2FA000000000040
-:04C2FB00000000003F
-:04C2FC00000000003E
-:04C2FD00000000003D
-:04C2FE00000000003C
-:04C2FF00000000003B
-:04C300000000000039
-:04C301000000000038
-:04C302000000000037
-:04C303000000000036
-:04C304000000000035
-:04C305000000000034
-:04C306000000000033
-:04C307000000000032
-:04C308000000000031
-:04C309000000000030
-:04C30A00000000002F
-:04C30B00000000002E
-:04C30C00000000002D
-:04C30D00000000002C
-:04C30E00000000002B
-:04C30F00000000002A
-:04C310000000000029
-:04C311000000000028
-:04C312000000000027
-:04C313000000000026
-:04C314000000000025
-:04C315000000000024
-:04C316000000000023
-:04C317000000000022
-:04C318000000000021
-:04C319000000000020
-:04C31A00000000001F
-:04C31B00000000001E
-:04C31C00000000001D
-:04C31D00000000001C
-:04C31E00000000001B
-:04C31F00000000001A
-:04C320000000000019
-:04C321000000000018
-:04C322000000000017
-:04C323000000000016
-:04C324000000000015
-:04C325000000000014
-:04C326000000000013
-:04C327000000000012
-:04C328000000000011
-:04C329000000000010
-:04C32A00000000000F
-:04C32B00000000000E
-:04C32C00000000000D
-:04C32D00000000000C
-:04C32E00000000000B
-:04C32F00000000000A
-:04C330000000000009
-:04C331000000000008
-:04C332000000000007
-:04C333000000000006
-:04C334000000000005
-:04C335000000000004
-:04C336000000000003
-:04C337000000000002
-:04C338000000000001
-:04C339000000000000
-:04C33A0000000000FF
-:04C33B0000000000FE
-:04C33C0000000000FD
-:04C33D0000000000FC
-:04C33E0000000000FB
-:04C33F0000000000FA
-:04C3400000000000F9
-:04C3410000000000F8
-:04C3420000000000F7
-:04C3430000000000F6
-:04C3440000000000F5
-:04C3450000000000F4
-:04C3460000000000F3
-:04C3470000000000F2
-:04C3480000000000F1
-:04C3490000000000F0
-:04C34A0000000000EF
-:04C34B0000000000EE
-:04C34C0000000000ED
-:04C34D0000000000EC
-:04C34E0000000000EB
-:04C34F0000000000EA
-:04C3500000000000E9
-:04C3510000000000E8
-:04C3520000000000E7
-:04C3530000000000E6
-:04C3540000000000E5
-:04C3550000000000E4
-:04C3560000000000E3
-:04C3570000000000E2
-:04C3580000000000E1
-:04C3590000000000E0
-:04C35A0000000000DF
-:04C35B0000000000DE
-:04C35C0000000000DD
-:04C35D0000000000DC
-:04C35E0000000000DB
-:04C35F0000000000DA
-:04C3600000000000D9
-:04C3610000000000D8
-:04C3620000000000D7
-:04C3630000000000D6
-:04C3640000000000D5
-:04C3650000000000D4
-:04C3660000000000D3
-:04C3670000000000D2
-:04C3680000000000D1
-:04C3690000000000D0
-:04C36A0000000000CF
-:04C36B0000000000CE
-:04C36C0000000000CD
-:04C36D0000000000CC
-:04C36E0000000000CB
-:04C36F0000000000CA
-:04C3700000000000C9
-:04C3710000000000C8
-:04C3720000000000C7
-:04C3730000000000C6
-:04C3740000000000C5
-:04C3750000000000C4
-:04C3760000000000C3
-:04C3770000000000C2
-:04C3780000000000C1
-:04C3790000000000C0
-:04C37A0000000000BF
-:04C37B0000000000BE
-:04C37C0000000000BD
-:04C37D0000000000BC
-:04C37E0000000000BB
-:04C37F0000000000BA
-:04C3800000000000B9
-:04C3810000000000B8
-:04C3820000000000B7
-:04C3830000000000B6
-:04C3840000000000B5
-:04C3850000000000B4
-:04C3860000000000B3
-:04C3870000000000B2
-:04C3880000000000B1
-:04C3890000000000B0
-:04C38A0000000000AF
-:04C38B0000000000AE
-:04C38C0000000000AD
-:04C38D0000000000AC
-:04C38E0000000000AB
-:04C38F0000000000AA
-:04C3900000000000A9
-:04C3910000000000A8
-:04C3920000000000A7
-:04C3930000000000A6
-:04C3940000000000A5
-:04C3950000000000A4
-:04C3960000000000A3
-:04C3970000000000A2
-:04C3980000000000A1
-:04C3990000000000A0
-:04C39A00000000009F
-:04C39B00000000009E
-:04C39C00000000009D
-:04C39D00000000009C
-:04C39E00000000009B
-:04C39F00000000009A
-:04C3A0000000000099
-:04C3A1000000000098
-:04C3A2000000000097
-:04C3A3000000000096
-:04C3A4000000000095
-:04C3A5000000000094
-:04C3A6000000000093
-:04C3A7000000000092
-:04C3A8000000000091
-:04C3A9000000000090
-:04C3AA00000000008F
-:04C3AB00000000008E
-:04C3AC00000000008D
-:04C3AD00000000008C
-:04C3AE00000000008B
-:04C3AF00000000008A
-:04C3B0000000000089
-:04C3B1000000000088
-:04C3B2000000000087
-:04C3B3000000000086
-:04C3B4000000000085
-:04C3B5000000000084
-:04C3B6000000000083
-:04C3B7000000000082
-:04C3B8000000000081
-:04C3B9000000000080
-:04C3BA00000000007F
-:04C3BB00000000007E
-:04C3BC00000000007D
-:04C3BD00000000007C
-:04C3BE00000000007B
-:04C3BF00000000007A
-:04C3C0000000000079
-:04C3C1000000000078
-:04C3C2000000000077
-:04C3C3000000000076
-:04C3C4000000000075
-:04C3C5000000000074
-:04C3C6000000000073
-:04C3C7000000000072
-:04C3C8000000000071
-:04C3C9000000000070
-:04C3CA00000000006F
-:04C3CB00000000006E
-:04C3CC00000000006D
-:04C3CD00000000006C
-:04C3CE00000000006B
-:04C3CF00000000006A
-:04C3D0000000000069
-:04C3D1000000000068
-:04C3D2000000000067
-:04C3D3000000000066
-:04C3D4000000000065
-:04C3D5000000000064
-:04C3D6000000000063
-:04C3D7000000000062
-:04C3D8000000000061
-:04C3D9000000000060
-:04C3DA00000000005F
-:04C3DB00000000005E
-:04C3DC00000000005D
-:04C3DD00000000005C
-:04C3DE00000000005B
-:04C3DF00000000005A
-:04C3E0000000000059
-:04C3E1000000000058
-:04C3E2000000000057
-:04C3E3000000000056
-:04C3E4000000000055
-:04C3E5000000000054
-:04C3E6000000000053
-:04C3E7000000000052
-:04C3E8000000000051
-:04C3E9000000000050
-:04C3EA00000000004F
-:04C3EB00000000004E
-:04C3EC00000000004D
-:04C3ED00000000004C
-:04C3EE00000000004B
-:04C3EF00000000004A
-:04C3F0000000000049
-:04C3F1000000000048
-:04C3F2000000000047
-:04C3F3000000000046
-:04C3F4000000000045
-:04C3F5000000000044
-:04C3F6000000000043
-:04C3F7000000000042
-:04C3F8000000000041
-:04C3F9000000000040
-:04C3FA00000000003F
-:04C3FB00000000003E
-:04C3FC00000000003D
-:04C3FD00000000003C
-:04C3FE00000000003B
-:04C3FF00000000003A
-:04C400000000000038
-:04C401000000000037
-:04C402000000000036
-:04C403000000000035
-:04C404000000000034
-:04C405000000000033
-:04C406000000000032
-:04C407000000000031
-:04C408000000000030
-:04C40900000000002F
-:04C40A00000000002E
-:04C40B00000000002D
-:04C40C00000000002C
-:04C40D00000000002B
-:04C40E00000000002A
-:04C40F000000000029
-:04C410000000000028
-:04C411000000000027
-:04C412000000000026
-:04C413000000000025
-:04C414000000000024
-:04C415000000000023
-:04C416000000000022
-:04C417000000000021
-:04C418000000000020
-:04C41900000000001F
-:04C41A00000000001E
-:04C41B00000000001D
-:04C41C00000000001C
-:04C41D00000000001B
-:04C41E00000000001A
-:04C41F000000000019
-:04C420000000000018
-:04C421000000000017
-:04C422000000000016
-:04C423000000000015
-:04C424000000000014
-:04C425000000000013
-:04C426000000000012
-:04C427000000000011
-:04C428000000000010
-:04C42900000000000F
-:04C42A00000000000E
-:04C42B00000000000D
-:04C42C00000000000C
-:04C42D00000000000B
-:04C42E00000000000A
-:04C42F000000000009
-:04C430000000000008
-:04C431000000000007
-:04C432000000000006
-:04C433000000000005
-:04C434000000000004
-:04C435000000000003
-:04C436000000000002
-:04C437000000000001
-:04C438000000000000
-:04C4390000000000FF
-:04C43A0000000000FE
-:04C43B0000000000FD
-:04C43C0000000000FC
-:04C43D0000000000FB
-:04C43E0000000000FA
-:04C43F0000000000F9
-:04C4400000000000F8
-:04C4410000000000F7
-:04C4420000000000F6
-:04C4430000000000F5
-:04C4440000000000F4
-:04C4450000000000F3
-:04C4460000000000F2
-:04C4470000000000F1
-:04C4480000000000F0
-:04C4490000000000EF
-:04C44A0000000000EE
-:04C44B0000000000ED
-:04C44C0000000000EC
-:04C44D0000000000EB
-:04C44E0000000000EA
-:04C44F0000000000E9
-:04C4500000000000E8
-:04C4510000000000E7
-:04C4520000000000E6
-:04C4530000000000E5
-:04C4540000000000E4
-:04C4550000000000E3
-:04C4560000000000E2
-:04C4570000000000E1
-:04C4580000000000E0
-:04C4590000000000DF
-:04C45A0000000000DE
-:04C45B0000000000DD
-:04C45C0000000000DC
-:04C45D0000000000DB
-:04C45E0000000000DA
-:04C45F0000000000D9
-:04C4600000000000D8
-:04C4610000000000D7
-:04C4620000000000D6
-:04C4630000000000D5
-:04C4640000000000D4
-:04C4650000000000D3
-:04C4660000000000D2
-:04C4670000000000D1
-:04C4680000000000D0
-:04C4690000000000CF
-:04C46A0000000000CE
-:04C46B0000000000CD
-:04C46C0000000000CC
-:04C46D0000000000CB
-:04C46E0000000000CA
-:04C46F0000000000C9
-:04C4700000000000C8
-:04C4710000000000C7
-:04C4720000000000C6
-:04C4730000000000C5
-:04C4740000000000C4
-:04C4750000000000C3
-:04C4760000000000C2
-:04C4770000000000C1
-:04C4780000000000C0
-:04C4790000000000BF
-:04C47A0000000000BE
-:04C47B0000000000BD
-:04C47C0000000000BC
-:04C47D0000000000BB
-:04C47E0000000000BA
-:04C47F0000000000B9
-:04C4800000000000B8
-:04C4810000000000B7
-:04C4820000000000B6
-:04C4830000000000B5
-:04C4840000000000B4
-:04C4850000000000B3
-:04C4860000000000B2
-:04C4870000000000B1
-:04C4880000000000B0
-:04C4890000000000AF
-:04C48A0000000000AE
-:04C48B0000000000AD
-:04C48C0000000000AC
-:04C48D0000000000AB
-:04C48E0000000000AA
-:04C48F0000000000A9
-:04C4900000000000A8
-:04C4910000000000A7
-:04C4920000000000A6
-:04C4930000000000A5
-:04C4940000000000A4
-:04C4950000000000A3
-:04C4960000000000A2
-:04C4970000000000A1
-:04C4980000000000A0
-:04C49900000000009F
-:04C49A00000000009E
-:04C49B00000000009D
-:04C49C00000000009C
-:04C49D00000000009B
-:04C49E00000000009A
-:04C49F000000000099
-:04C4A0000000000098
-:04C4A1000000000097
-:04C4A2000000000096
-:04C4A3000000000095
-:04C4A4000000000094
-:04C4A5000000000093
-:04C4A6000000000092
-:04C4A7000000000091
-:04C4A8000000000090
-:04C4A900000000008F
-:04C4AA00000000008E
-:04C4AB00000000008D
-:04C4AC00000000008C
-:04C4AD00000000008B
-:04C4AE00000000008A
-:04C4AF000000000089
-:04C4B0000000000088
-:04C4B1000000000087
-:04C4B2000000000086
-:04C4B3000000000085
-:04C4B4000000000084
-:04C4B5000000000083
-:04C4B6000000000082
-:04C4B7000000000081
-:04C4B8000000000080
-:04C4B900000000007F
-:04C4BA00000000007E
-:04C4BB00000000007D
-:04C4BC00000000007C
-:04C4BD00000000007B
-:04C4BE00000000007A
-:04C4BF000000000079
-:04C4C0000000000078
-:04C4C1000000000077
-:04C4C2000000000076
-:04C4C3000000000075
-:04C4C4000000000074
-:04C4C5000000000073
-:04C4C6000000000072
-:04C4C7000000000071
-:04C4C8000000000070
-:04C4C900000000006F
-:04C4CA00000000006E
-:04C4CB00000000006D
-:04C4CC00000000006C
-:04C4CD00000000006B
-:04C4CE00000000006A
-:04C4CF000000000069
-:04C4D0000000000068
-:04C4D1000000000067
-:04C4D2000000000066
-:04C4D3000000000065
-:04C4D4000000000064
-:04C4D5000000000063
-:04C4D6000000000062
-:04C4D7000000000061
-:04C4D8000000000060
-:04C4D900000000005F
-:04C4DA00000000005E
-:04C4DB00000000005D
-:04C4DC00000000005C
-:04C4DD00000000005B
-:04C4DE00000000005A
-:04C4DF000000000059
-:04C4E0000000000058
-:04C4E1000000000057
-:04C4E2000000000056
-:04C4E3000000000055
-:04C4E4000000000054
-:04C4E5000000000053
-:04C4E6000000000052
-:04C4E7000000000051
-:04C4E8000000000050
-:04C4E900000000004F
-:04C4EA00000000004E
-:04C4EB00000000004D
-:04C4EC00000000004C
-:04C4ED00000000004B
-:04C4EE00000000004A
-:04C4EF000000000049
-:04C4F0000000000048
-:04C4F1000000000047
-:04C4F2000000000046
-:04C4F3000000000045
-:04C4F4000000000044
-:04C4F5000000000043
-:04C4F6000000000042
-:04C4F7000000000041
-:04C4F8000000000040
-:04C4F900000000003F
-:04C4FA00000000003E
-:04C4FB00000000003D
-:04C4FC00000000003C
-:04C4FD00000000003B
-:04C4FE00000000003A
-:04C4FF000000000039
-:04C500000000000037
-:04C501000000000036
-:04C502000000000035
-:04C503000000000034
-:04C504000000000033
-:04C505000000000032
-:04C506000000000031
-:04C507000000000030
-:04C50800000000002F
-:04C50900000000002E
-:04C50A00000000002D
-:04C50B00000000002C
-:04C50C00000000002B
-:04C50D00000000002A
-:04C50E000000000029
-:04C50F000000000028
-:04C510000000000027
-:04C511000000000026
-:04C512000000000025
-:04C513000000000024
-:04C514000000000023
-:04C515000000000022
-:04C516000000000021
-:04C517000000000020
-:04C51800000000001F
-:04C51900000000001E
-:04C51A00000000001D
-:04C51B00000000001C
-:04C51C00000000001B
-:04C51D00000000001A
-:04C51E000000000019
-:04C51F000000000018
-:04C520000000000017
-:04C521000000000016
-:04C522000000000015
-:04C523000000000014
-:04C524000000000013
-:04C525000000000012
-:04C526000000000011
-:04C527000000000010
-:04C52800000000000F
-:04C52900000000000E
-:04C52A00000000000D
-:04C52B00000000000C
-:04C52C00000000000B
-:04C52D00000000000A
-:04C52E000000000009
-:04C52F000000000008
-:04C530000000000007
-:04C531000000000006
-:04C532000000000005
-:04C533000000000004
-:04C534000000000003
-:04C535000000000002
-:04C536000000000001
-:04C537000000000000
-:04C5380000000000FF
-:04C5390000000000FE
-:04C53A0000000000FD
-:04C53B0000000000FC
-:04C53C0000000000FB
-:04C53D0000000000FA
-:04C53E0000000000F9
-:04C53F0000000000F8
-:04C5400000000000F7
-:04C5410000000000F6
-:04C5420000000000F5
-:04C5430000000000F4
-:04C5440000000000F3
-:04C5450000000000F2
-:04C5460000000000F1
-:04C5470000000000F0
-:04C5480000000000EF
-:04C5490000000000EE
-:04C54A0000000000ED
-:04C54B0000000000EC
-:04C54C0000000000EB
-:04C54D0000000000EA
-:04C54E0000000000E9
-:04C54F0000000000E8
-:04C5500000000000E7
-:04C5510000000000E6
-:04C5520000000000E5
-:04C5530000000000E4
-:04C5540000000000E3
-:04C5550000000000E2
-:04C5560000000000E1
-:04C5570000000000E0
-:04C5580000000000DF
-:04C5590000000000DE
-:04C55A0000000000DD
-:04C55B0000000000DC
-:04C55C0000000000DB
-:04C55D0000000000DA
-:04C55E0000000000D9
-:04C55F0000000000D8
-:04C5600000000000D7
-:04C5610000000000D6
-:04C5620000000000D5
-:04C5630000000000D4
-:04C5640000000000D3
-:04C5650000000000D2
-:04C5660000000000D1
-:04C5670000000000D0
-:04C5680000000000CF
-:04C5690000000000CE
-:04C56A0000000000CD
-:04C56B0000000000CC
-:04C56C0000000000CB
-:04C56D0000000000CA
-:04C56E0000000000C9
-:04C56F0000000000C8
-:04C5700000000000C7
-:04C5710000000000C6
-:04C5720000000000C5
-:04C5730000000000C4
-:04C5740000000000C3
-:04C5750000000000C2
-:04C5760000000000C1
-:04C5770000000000C0
-:04C5780000000000BF
-:04C5790000000000BE
-:04C57A0000000000BD
-:04C57B0000000000BC
-:04C57C0000000000BB
-:04C57D0000000000BA
-:04C57E0000000000B9
-:04C57F0000000000B8
-:04C5800000000000B7
-:04C5810000000000B6
-:04C5820000000000B5
-:04C5830000000000B4
-:04C5840000000000B3
-:04C5850000000000B2
-:04C5860000000000B1
-:04C5870000000000B0
-:04C5880000000000AF
-:04C5890000000000AE
-:04C58A0000000000AD
-:04C58B0000000000AC
-:04C58C0000000000AB
-:04C58D0000000000AA
-:04C58E0000000000A9
-:04C58F0000000000A8
-:04C5900000000000A7
-:04C5910000000000A6
-:04C5920000000000A5
-:04C5930000000000A4
-:04C5940000000000A3
-:04C5950000000000A2
-:04C5960000000000A1
-:04C5970000000000A0
-:04C59800000000009F
-:04C59900000000009E
-:04C59A00000000009D
-:04C59B00000000009C
-:04C59C00000000009B
-:04C59D00000000009A
-:04C59E000000000099
-:04C59F000000000098
-:04C5A0000000000097
-:04C5A1000000000096
-:04C5A2000000000095
-:04C5A3000000000094
-:04C5A4000000000093
-:04C5A5000000000092
-:04C5A6000000000091
-:04C5A7000000000090
-:04C5A800000000008F
-:04C5A900000000008E
-:04C5AA00000000008D
-:04C5AB00000000008C
-:04C5AC00000000008B
-:04C5AD00000000008A
-:04C5AE000000000089
-:04C5AF000000000088
-:04C5B0000000000087
-:04C5B1000000000086
-:04C5B2000000000085
-:04C5B3000000000084
-:04C5B4000000000083
-:04C5B5000000000082
-:04C5B6000000000081
-:04C5B7000000000080
-:04C5B800000000007F
-:04C5B900000000007E
-:04C5BA00000000007D
-:04C5BB00000000007C
-:04C5BC00000000007B
-:04C5BD00000000007A
-:04C5BE000000000079
-:04C5BF000000000078
-:04C5C0000000000077
-:04C5C1000000000076
-:04C5C2000000000075
-:04C5C3000000000074
-:04C5C4000000000073
-:04C5C5000000000072
-:04C5C6000000000071
-:04C5C7000000000070
-:04C5C800000000006F
-:04C5C900000000006E
-:04C5CA00000000006D
-:04C5CB00000000006C
-:04C5CC00000000006B
-:04C5CD00000000006A
-:04C5CE000000000069
-:04C5CF000000000068
-:04C5D0000000000067
-:04C5D1000000000066
-:04C5D2000000000065
-:04C5D3000000000064
-:04C5D4000000000063
-:04C5D5000000000062
-:04C5D6000000000061
-:04C5D7000000000060
-:04C5D800000000005F
-:04C5D900000000005E
-:04C5DA00000000005D
-:04C5DB00000000005C
-:04C5DC00000000005B
-:04C5DD00000000005A
-:04C5DE000000000059
-:04C5DF000000000058
-:04C5E0000000000057
-:04C5E1000000000056
-:04C5E2000000000055
-:04C5E3000000000054
-:04C5E4000000000053
-:04C5E5000000000052
-:04C5E6000000000051
-:04C5E7000000000050
-:04C5E800000000004F
-:04C5E900000000004E
-:04C5EA00000000004D
-:04C5EB00000000004C
-:04C5EC00000000004B
-:04C5ED00000000004A
-:04C5EE000000000049
-:04C5EF000000000048
-:04C5F0000000000047
-:04C5F1000000000046
-:04C5F2000000000045
-:04C5F3000000000044
-:04C5F4000000000043
-:04C5F5000000000042
-:04C5F6000000000041
-:04C5F7000000000040
-:04C5F800000000003F
-:04C5F900000000003E
-:04C5FA00000000003D
-:04C5FB00000000003C
-:04C5FC00000000003B
-:04C5FD00000000003A
-:04C5FE000000000039
-:04C5FF000000000038
-:04C600000000000036
-:04C601000000000035
-:04C602000000000034
-:04C603000000000033
-:04C604000000000032
-:04C605000000000031
-:04C606000000000030
-:04C60700000000002F
-:04C60800000000002E
-:04C60900000000002D
-:04C60A00000000002C
-:04C60B00000000002B
-:04C60C00000000002A
-:04C60D000000000029
-:04C60E000000000028
-:04C60F000000000027
-:04C610000000000026
-:04C611000000000025
-:04C612000000000024
-:04C613000000000023
-:04C614000000000022
-:04C615000000000021
-:04C616000000000020
-:04C61700000000001F
-:04C61800000000001E
-:04C61900000000001D
-:04C61A00000000001C
-:04C61B00000000001B
-:04C61C00000000001A
-:04C61D000000000019
-:04C61E000000000018
-:04C61F000000000017
-:04C620000000000016
-:04C621000000000015
-:04C622000000000014
-:04C623000000000013
-:04C624000000000012
-:04C625000000000011
-:04C626000000000010
-:04C62700000000000F
-:04C62800000000000E
-:04C62900000000000D
-:04C62A00000000000C
-:04C62B00000000000B
-:04C62C00000000000A
-:04C62D000000000009
-:04C62E000000000008
-:04C62F000000000007
-:04C630000000000006
-:04C631000000000005
-:04C632000000000004
-:04C633000000000003
-:04C634000000000002
-:04C635000000000001
-:04C636000000000000
-:04C6370000000000FF
-:04C6380000000000FE
-:04C6390000000000FD
-:04C63A0000000000FC
-:04C63B0000000000FB
-:04C63C0000000000FA
-:04C63D0000000000F9
-:04C63E0000000000F8
-:04C63F0000000000F7
-:04C6400000000000F6
-:04C6410000000000F5
-:04C6420000000000F4
-:04C6430000000000F3
-:04C6440000000000F2
-:04C6450000000000F1
-:04C6460000000000F0
-:04C6470000000000EF
-:04C6480000000000EE
-:04C6490000000000ED
-:04C64A0000000000EC
-:04C64B0000000000EB
-:04C64C0000000000EA
-:04C64D0000000000E9
-:04C64E0000000000E8
-:04C64F0000000000E7
-:04C6500000000000E6
-:04C6510000000000E5
-:04C6520000000000E4
-:04C6530000000000E3
-:04C6540000000000E2
-:04C6550000000000E1
-:04C6560000000000E0
-:04C6570000000000DF
-:04C6580000000000DE
-:04C6590000000000DD
-:04C65A0000000000DC
-:04C65B0000000000DB
-:04C65C0000000000DA
-:04C65D0000000000D9
-:04C65E0000000000D8
-:04C65F0000000000D7
-:04C6600000000000D6
-:04C6610000000000D5
-:04C6620000000000D4
-:04C6630000000000D3
-:04C6640000000000D2
-:04C6650000000000D1
-:04C6660000000000D0
-:04C6670000000000CF
-:04C6680000000000CE
-:04C6690000000000CD
-:04C66A0000000000CC
-:04C66B0000000000CB
-:04C66C0000000000CA
-:04C66D0000000000C9
-:04C66E0000000000C8
-:04C66F0000000000C7
-:04C6700000000000C6
-:04C6710000000000C5
-:04C6720000000000C4
-:04C6730000000000C3
-:04C6740000000000C2
-:04C6750000000000C1
-:04C6760000000000C0
-:04C6770000000000BF
-:04C6780000000000BE
-:04C6790000000000BD
-:04C67A0000000000BC
-:04C67B0000000000BB
-:04C67C0000000000BA
-:04C67D0000000000B9
-:04C67E0000000000B8
-:04C67F0000000000B7
-:04C6800000000000B6
-:04C6810000000000B5
-:04C6820000000000B4
-:04C6830000000000B3
-:04C6840000000000B2
-:04C6850000000000B1
-:04C6860000000000B0
-:04C6870000000000AF
-:04C6880000000000AE
-:04C6890000000000AD
-:04C68A0000000000AC
-:04C68B0000000000AB
-:04C68C0000000000AA
-:04C68D0000000000A9
-:04C68E0000000000A8
-:04C68F0000000000A7
-:04C6900000000000A6
-:04C6910000000000A5
-:04C6920000000000A4
-:04C6930000000000A3
-:04C6940000000000A2
-:04C6950000000000A1
-:04C6960000000000A0
-:04C69700000000009F
-:04C69800000000009E
-:04C69900000000009D
-:04C69A00000000009C
-:04C69B00000000009B
-:04C69C00000000009A
-:04C69D000000000099
-:04C69E000000000098
-:04C69F000000000097
-:04C6A0000000000096
-:04C6A1000000000095
-:04C6A2000000000094
-:04C6A3000000000093
-:04C6A4000000000092
-:04C6A5000000000091
-:04C6A6000000000090
-:04C6A700000000008F
-:04C6A800000000008E
-:04C6A900000000008D
-:04C6AA00000000008C
-:04C6AB00000000008B
-:04C6AC00000000008A
-:04C6AD000000000089
-:04C6AE000000000088
-:04C6AF000000000087
-:04C6B0000000000086
-:04C6B1000000000085
-:04C6B2000000000084
-:04C6B3000000000083
-:04C6B4000000000082
-:04C6B5000000000081
-:04C6B6000000000080
-:04C6B700000000007F
-:04C6B800000000007E
-:04C6B900000000007D
-:04C6BA00000000007C
-:04C6BB00000000007B
-:04C6BC00000000007A
-:04C6BD000000000079
-:04C6BE000000000078
-:04C6BF000000000077
-:04C6C0000000000076
-:04C6C1000000000075
-:04C6C2000000000074
-:04C6C3000000000073
-:04C6C4000000000072
-:04C6C5000000000071
-:04C6C6000000000070
-:04C6C700000000006F
-:04C6C800000000006E
-:04C6C900000000006D
-:04C6CA00000000006C
-:04C6CB00000000006B
-:04C6CC00000000006A
-:04C6CD000000000069
-:04C6CE000000000068
-:04C6CF000000000067
-:04C6D0000000000066
-:04C6D1000000000065
-:04C6D2000000000064
-:04C6D3000000000063
-:04C6D4000000000062
-:04C6D5000000000061
-:04C6D6000000000060
-:04C6D700000000005F
-:04C6D800000000005E
-:04C6D900000000005D
-:04C6DA00000000005C
-:04C6DB00000000005B
-:04C6DC00000000005A
-:04C6DD000000000059
-:04C6DE000000000058
-:04C6DF000000000057
-:04C6E0000000000056
-:04C6E1000000000055
-:04C6E2000000000054
-:04C6E3000000000053
-:04C6E4000000000052
-:04C6E5000000000051
-:04C6E6000000000050
-:04C6E700000000004F
-:04C6E800000000004E
-:04C6E900000000004D
-:04C6EA00000000004C
-:04C6EB00000000004B
-:04C6EC00000000004A
-:04C6ED000000000049
-:04C6EE000000000048
-:04C6EF000000000047
-:04C6F0000000000046
-:04C6F1000000000045
-:04C6F2000000000044
-:04C6F3000000000043
-:04C6F4000000000042
-:04C6F5000000000041
-:04C6F6000000000040
-:04C6F700000000003F
-:04C6F800000000003E
-:04C6F900000000003D
-:04C6FA00000000003C
-:04C6FB00000000003B
-:04C6FC00000000003A
-:04C6FD000000000039
-:04C6FE000000000038
-:04C6FF000000000037
-:04C700000000000035
-:04C701000000000034
-:04C702000000000033
-:04C703000000000032
-:04C704000000000031
-:04C705000000000030
-:04C70600000000002F
-:04C70700000000002E
-:04C70800000000002D
-:04C70900000000002C
-:04C70A00000000002B
-:04C70B00000000002A
-:04C70C000000000029
-:04C70D000000000028
-:04C70E000000000027
-:04C70F000000000026
-:04C710000000000025
-:04C711000000000024
-:04C712000000000023
-:04C713000000000022
-:04C714000000000021
-:04C715000000000020
-:04C71600000000001F
-:04C71700000000001E
-:04C71800000000001D
-:04C71900000000001C
-:04C71A00000000001B
-:04C71B00000000001A
-:04C71C000000000019
-:04C71D000000000018
-:04C71E000000000017
-:04C71F000000000016
-:04C720000000000015
-:04C721000000000014
-:04C722000000000013
-:04C723000000000012
-:04C724000000000011
-:04C725000000000010
-:04C72600000000000F
-:04C72700000000000E
-:04C72800000000000D
-:04C72900000000000C
-:04C72A00000000000B
-:04C72B00000000000A
-:04C72C000000000009
-:04C72D000000000008
-:04C72E000000000007
-:04C72F000000000006
-:04C730000000000005
-:04C731000000000004
-:04C732000000000003
-:04C733000000000002
-:04C734000000000001
-:04C735000000000000
-:04C7360000000000FF
-:04C7370000000000FE
-:04C7380000000000FD
-:04C7390000000000FC
-:04C73A0000000000FB
-:04C73B0000000000FA
-:04C73C0000000000F9
-:04C73D0000000000F8
-:04C73E0000000000F7
-:04C73F0000000000F6
-:04C7400000000000F5
-:04C7410000000000F4
-:04C7420000000000F3
-:04C7430000000000F2
-:04C7440000000000F1
-:04C7450000000000F0
-:04C7460000000000EF
-:04C7470000000000EE
-:04C7480000000000ED
-:04C7490000000000EC
-:04C74A0000000000EB
-:04C74B0000000000EA
-:04C74C0000000000E9
-:04C74D0000000000E8
-:04C74E0000000000E7
-:04C74F0000000000E6
-:04C7500000000000E5
-:04C7510000000000E4
-:04C7520000000000E3
-:04C7530000000000E2
-:04C7540000000000E1
-:04C7550000000000E0
-:04C7560000000000DF
-:04C7570000000000DE
-:04C7580000000000DD
-:04C7590000000000DC
-:04C75A0000000000DB
-:04C75B0000000000DA
-:04C75C0000000000D9
-:04C75D0000000000D8
-:04C75E0000000000D7
-:04C75F0000000000D6
-:04C7600000000000D5
-:04C7610000000000D4
-:04C7620000000000D3
-:04C7630000000000D2
-:04C7640000000000D1
-:04C7650000000000D0
-:04C7660000000000CF
-:04C7670000000000CE
-:04C7680000000000CD
-:04C7690000000000CC
-:04C76A0000000000CB
-:04C76B0000000000CA
-:04C76C0000000000C9
-:04C76D0000000000C8
-:04C76E0000000000C7
-:04C76F0000000000C6
-:04C7700000000000C5
-:04C7710000000000C4
-:04C7720000000000C3
-:04C7730000000000C2
-:04C7740000000000C1
-:04C7750000000000C0
-:04C7760000000000BF
-:04C7770000000000BE
-:04C7780000000000BD
-:04C7790000000000BC
-:04C77A0000000000BB
-:04C77B0000000000BA
-:04C77C0000000000B9
-:04C77D0000000000B8
-:04C77E0000000000B7
-:04C77F0000000000B6
-:04C7800000000000B5
-:04C7810000000000B4
-:04C7820000000000B3
-:04C7830000000000B2
-:04C7840000000000B1
-:04C7850000000000B0
-:04C7860000000000AF
-:04C7870000000000AE
-:04C7880000000000AD
-:04C7890000000000AC
-:04C78A0000000000AB
-:04C78B0000000000AA
-:04C78C0000000000A9
-:04C78D0000000000A8
-:04C78E0000000000A7
-:04C78F0000000000A6
-:04C7900000000000A5
-:04C7910000000000A4
-:04C7920000000000A3
-:04C7930000000000A2
-:04C7940000000000A1
-:04C7950000000000A0
-:04C79600000000009F
-:04C79700000000009E
-:04C79800000000009D
-:04C79900000000009C
-:04C79A00000000009B
-:04C79B00000000009A
-:04C79C000000000099
-:04C79D000000000098
-:04C79E000000000097
-:04C79F000000000096
-:04C7A0000000000095
-:04C7A1000000000094
-:04C7A2000000000093
-:04C7A3000000000092
-:04C7A4000000000091
-:04C7A5000000000090
-:04C7A600000000008F
-:04C7A700000000008E
-:04C7A800000000008D
-:04C7A900000000008C
-:04C7AA00000000008B
-:04C7AB00000000008A
-:04C7AC000000000089
-:04C7AD000000000088
-:04C7AE000000000087
-:04C7AF000000000086
-:04C7B0000000000085
-:04C7B1000000000084
-:04C7B2000000000083
-:04C7B3000000000082
-:04C7B4000000000081
-:04C7B5000000000080
-:04C7B600000000007F
-:04C7B700000000007E
-:04C7B800000000007D
-:04C7B900000000007C
-:04C7BA00000000007B
-:04C7BB00000000007A
-:04C7BC000000000079
-:04C7BD000000000078
-:04C7BE000000000077
-:04C7BF000000000076
-:04C7C0000000000075
-:04C7C1000000000074
-:04C7C2000000000073
-:04C7C3000000000072
-:04C7C4000000000071
-:04C7C5000000000070
-:04C7C600000000006F
-:04C7C700000000006E
-:04C7C800000000006D
-:04C7C900000000006C
-:04C7CA00000000006B
-:04C7CB00000000006A
-:04C7CC000000000069
-:04C7CD000000000068
-:04C7CE000000000067
-:04C7CF000000000066
-:04C7D0000000000065
-:04C7D1000000000064
-:04C7D2000000000063
-:04C7D3000000000062
-:04C7D4000000000061
-:04C7D5000000000060
-:04C7D600000000005F
-:04C7D700000000005E
-:04C7D800000000005D
-:04C7D900000000005C
-:04C7DA00000000005B
-:04C7DB00000000005A
-:04C7DC000000000059
-:04C7DD000000000058
-:04C7DE000000000057
-:04C7DF000000000056
-:04C7E0000000000055
-:04C7E1000000000054
-:04C7E2000000000053
-:04C7E3000000000052
-:04C7E4000000000051
-:04C7E5000000000050
-:04C7E600000000004F
-:04C7E700000000004E
-:04C7E800000000004D
-:04C7E900000000004C
-:04C7EA00000000004B
-:04C7EB00000000004A
-:04C7EC000000000049
-:04C7ED000000000048
-:04C7EE000000000047
-:04C7EF000000000046
-:04C7F0000000000045
-:04C7F1000000000044
-:04C7F2000000000043
-:04C7F3000000000042
-:04C7F4000000000041
-:04C7F5000000000040
-:04C7F600000000003F
-:04C7F700000000003E
-:04C7F800000000003D
-:04C7F900000000003C
-:04C7FA00000000003B
-:04C7FB00000000003A
-:04C7FC000000000039
-:04C7FD000000000038
-:04C7FE000000000037
-:04C7FF000000000036
-:00000001ff
diff --git a/db/ip/nios_system/submodules/nios_system_onchip_memory.v b/db/ip/nios_system/submodules/nios_system_onchip_memory.v
deleted file mode 100644
index c12e1cd..0000000
--- a/db/ip/nios_system/submodules/nios_system_onchip_memory.v
+++ /dev/null
@@ -1,85 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_onchip_memory (
- // inputs:
- address,
- byteenable,
- chipselect,
- clk,
- clken,
- reset,
- reset_req,
- write,
- writedata,
-
- // outputs:
- readdata
- )
-;
-
- parameter INIT_FILE = "nios_system_onchip_memory.hex";
-
-
- output [ 31: 0] readdata;
- input [ 15: 0] address;
- input [ 3: 0] byteenable;
- input chipselect;
- input clk;
- input clken;
- input reset;
- input reset_req;
- input write;
- input [ 31: 0] writedata;
-
- wire clocken0;
- wire [ 31: 0] readdata;
- wire wren;
- assign wren = chipselect & write;
- assign clocken0 = clken & ~reset_req;
- altsyncram the_altsyncram
- (
- .address_a (address),
- .byteena_a (byteenable),
- .clock0 (clk),
- .clocken0 (clocken0),
- .data_a (writedata),
- .q_a (readdata),
- .wren_a (wren)
- );
-
- defparam the_altsyncram.byte_size = 8,
- the_altsyncram.init_file = INIT_FILE,
- the_altsyncram.lpm_type = "altsyncram",
- the_altsyncram.maximum_depth = 51200,
- the_altsyncram.numwords_a = 51200,
- the_altsyncram.operation_mode = "SINGLE_PORT",
- the_altsyncram.outdata_reg_a = "UNREGISTERED",
- the_altsyncram.ram_block_type = "AUTO",
- the_altsyncram.read_during_write_mode_mixed_ports = "DONT_CARE",
- the_altsyncram.width_a = 32,
- the_altsyncram.width_byteena_a = 4,
- the_altsyncram.widthad_a = 16;
-
- //s1, which is an e_avalon_slave
- //s2, which is an e_avalon_slave
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_pio_0.v b/db/ip/nios_system/submodules/nios_system_pio_0.v
deleted file mode 100644
index 9cd2e61..0000000
--- a/db/ip/nios_system/submodules/nios_system_pio_0.v
+++ /dev/null
@@ -1,58 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_pio_0 (
- // inputs:
- address,
- clk,
- in_port,
- reset_n,
-
- // outputs:
- readdata
- )
-;
-
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input clk;
- input [ 17: 0] in_port;
- input reset_n;
-
- wire clk_en;
- wire [ 17: 0] data_in;
- wire [ 17: 0] read_mux_out;
- reg [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {18 {(address == 0)}} & data_in;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- readdata <= 0;
- else if (clk_en)
- readdata <= {32'b0 | read_mux_out};
- end
-
-
- assign data_in = in_port;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_push_switches.v b/db/ip/nios_system/submodules/nios_system_push_switches.v
deleted file mode 100644
index 5b3cb8d..0000000
--- a/db/ip/nios_system/submodules/nios_system_push_switches.v
+++ /dev/null
@@ -1,58 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_push_switches (
- // inputs:
- address,
- clk,
- in_port,
- reset_n,
-
- // outputs:
- readdata
- )
-;
-
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input clk;
- input [ 2: 0] in_port;
- input reset_n;
-
- wire clk_en;
- wire [ 2: 0] data_in;
- wire [ 2: 0] read_mux_out;
- reg [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {3 {(address == 0)}} & data_in;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- readdata <= 0;
- else if (clk_en)
- readdata <= {32'b0 | read_mux_out};
- end
-
-
- assign data_in = in_port;
-
-endmodule
-
diff --git a/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux.sv b/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux.sv
deleted file mode 100644
index 44c4d45..0000000
--- a/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux.sv
+++ /dev/null
@@ -1,116 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------
-// Merlin Demultiplexer
-//
-// Asserts valid on the appropriate output
-// given a one-hot channel signal.
-// -------------------------------------
-
-`timescale 1 ns / 1 ns
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_rsp_xbar_demux
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// NUM_OUTPUTS: 2
-// VALID_WIDTH: 1
-// ------------------------------------------
-
-//------------------------------------------
-// Message Supression Used
-// QIS Warnings
-// 15610 - Warning: Design contains x input pin(s) that do not drive logic
-//------------------------------------------
-
-module nios_system_rsp_xbar_demux
-(
- // -------------------
- // Sink
- // -------------------
- input [1-1 : 0] sink_valid,
- input [96-1 : 0] sink_data, // ST_DATA_W=96
- input [18-1 : 0] sink_channel, // ST_CHANNEL_W=18
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Sources
- // -------------------
- output reg src0_valid,
- output reg [96-1 : 0] src0_data, // ST_DATA_W=96
- output reg [18-1 : 0] src0_channel, // ST_CHANNEL_W=18
- output reg src0_startofpacket,
- output reg src0_endofpacket,
- input src0_ready,
-
- output reg src1_valid,
- output reg [96-1 : 0] src1_data, // ST_DATA_W=96
- output reg [18-1 : 0] src1_channel, // ST_CHANNEL_W=18
- output reg src1_startofpacket,
- output reg src1_endofpacket,
- input src1_ready,
-
-
- // -------------------
- // Clock & Reset
- // -------------------
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
- input clk,
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
- input reset
-
-);
-
- localparam NUM_OUTPUTS = 2;
- wire [NUM_OUTPUTS - 1 : 0] ready_vector;
-
- // -------------------
- // Demux
- // -------------------
- always @* begin
- src0_data = sink_data;
- src0_startofpacket = sink_startofpacket;
- src0_endofpacket = sink_endofpacket;
- src0_channel = sink_channel >> NUM_OUTPUTS;
-
- src0_valid = sink_channel[0] && sink_valid;
-
- src1_data = sink_data;
- src1_startofpacket = sink_startofpacket;
- src1_endofpacket = sink_endofpacket;
- src1_channel = sink_channel >> NUM_OUTPUTS;
-
- src1_valid = sink_channel[1] && sink_valid;
-
- end
-
- // -------------------
- // Backpressure
- // -------------------
- assign ready_vector[0] = src0_ready;
- assign ready_vector[1] = src1_ready;
-
- assign sink_ready = |(sink_channel & {{16{1'b0}},{ready_vector[NUM_OUTPUTS - 1 : 0]}});
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux_002.sv b/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux_002.sv
deleted file mode 100644
index 52411df..0000000
--- a/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux_002.sv
+++ /dev/null
@@ -1,101 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------
-// Merlin Demultiplexer
-//
-// Asserts valid on the appropriate output
-// given a one-hot channel signal.
-// -------------------------------------
-
-`timescale 1 ns / 1 ns
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_rsp_xbar_demux_002
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// NUM_OUTPUTS: 1
-// VALID_WIDTH: 1
-// ------------------------------------------
-
-//------------------------------------------
-// Message Supression Used
-// QIS Warnings
-// 15610 - Warning: Design contains x input pin(s) that do not drive logic
-//------------------------------------------
-
-module nios_system_rsp_xbar_demux_002
-(
- // -------------------
- // Sink
- // -------------------
- input [1-1 : 0] sink_valid,
- input [96-1 : 0] sink_data, // ST_DATA_W=96
- input [18-1 : 0] sink_channel, // ST_CHANNEL_W=18
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Sources
- // -------------------
- output reg src0_valid,
- output reg [96-1 : 0] src0_data, // ST_DATA_W=96
- output reg [18-1 : 0] src0_channel, // ST_CHANNEL_W=18
- output reg src0_startofpacket,
- output reg src0_endofpacket,
- input src0_ready,
-
-
- // -------------------
- // Clock & Reset
- // -------------------
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
- input clk,
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
- input reset
-
-);
-
- localparam NUM_OUTPUTS = 1;
- wire [NUM_OUTPUTS - 1 : 0] ready_vector;
-
- // -------------------
- // Demux
- // -------------------
- always @* begin
- src0_data = sink_data;
- src0_startofpacket = sink_startofpacket;
- src0_endofpacket = sink_endofpacket;
- src0_channel = sink_channel >> NUM_OUTPUTS;
-
- src0_valid = sink_channel[0] && sink_valid;
-
- end
-
- // -------------------
- // Backpressure
- // -------------------
- assign ready_vector[0] = src0_ready;
-
- assign sink_ready = |(sink_channel & {{17{1'b0}},{ready_vector[NUM_OUTPUTS - 1 : 0]}});
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux_003.sv b/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux_003.sv
deleted file mode 100644
index 755ac9e..0000000
--- a/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux_003.sv
+++ /dev/null
@@ -1,101 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// -------------------------------------
-// Merlin Demultiplexer
-//
-// Asserts valid on the appropriate output
-// given a one-hot channel signal.
-// -------------------------------------
-
-`timescale 1 ns / 1 ns
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_rsp_xbar_demux_003
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// NUM_OUTPUTS: 1
-// VALID_WIDTH: 1
-// ------------------------------------------
-
-//------------------------------------------
-// Message Supression Used
-// QIS Warnings
-// 15610 - Warning: Design contains x input pin(s) that do not drive logic
-//------------------------------------------
-
-module nios_system_rsp_xbar_demux_003
-(
- // -------------------
- // Sink
- // -------------------
- input [1-1 : 0] sink_valid,
- input [96-1 : 0] sink_data, // ST_DATA_W=96
- input [18-1 : 0] sink_channel, // ST_CHANNEL_W=18
- input sink_startofpacket,
- input sink_endofpacket,
- output sink_ready,
-
- // -------------------
- // Sources
- // -------------------
- output reg src0_valid,
- output reg [96-1 : 0] src0_data, // ST_DATA_W=96
- output reg [18-1 : 0] src0_channel, // ST_CHANNEL_W=18
- output reg src0_startofpacket,
- output reg src0_endofpacket,
- input src0_ready,
-
-
- // -------------------
- // Clock & Reset
- // -------------------
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
- input clk,
- (*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
- input reset
-
-);
-
- localparam NUM_OUTPUTS = 1;
- wire [NUM_OUTPUTS - 1 : 0] ready_vector;
-
- // -------------------
- // Demux
- // -------------------
- always @* begin
- src0_data = sink_data;
- src0_startofpacket = sink_startofpacket;
- src0_endofpacket = sink_endofpacket;
- src0_channel = sink_channel >> NUM_OUTPUTS;
-
- src0_valid = sink_channel[0] && sink_valid;
-
- end
-
- // -------------------
- // Backpressure
- // -------------------
- assign ready_vector[0] = src0_ready;
-
- assign sink_ready = |(sink_channel & {{17{1'b0}},{ready_vector[NUM_OUTPUTS - 1 : 0]}});
-
-endmodule
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux.sv b/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux.sv
deleted file mode 100644
index 6f30bfb..0000000
--- a/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux.sv
+++ /dev/null
@@ -1,331 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// ------------------------------------------
-// Merlin Multiplexer
-// ------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_rsp_xbar_mux
-// NUM_INPUTS: 2
-// ARBITRATION_SHARES: 1 1
-// ARBITRATION_SCHEME "no-arb"
-// PIPELINE_ARB: 0
-// PKT_TRANS_LOCK: 59 (arbitration locking enabled)
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// ------------------------------------------
-
-module nios_system_rsp_xbar_mux
-(
- // ----------------------
- // Sinks
- // ----------------------
- input sink0_valid,
- input [96-1 : 0] sink0_data,
- input [18-1: 0] sink0_channel,
- input sink0_startofpacket,
- input sink0_endofpacket,
- output sink0_ready,
-
- input sink1_valid,
- input [96-1 : 0] sink1_data,
- input [18-1: 0] sink1_channel,
- input sink1_startofpacket,
- input sink1_endofpacket,
- output sink1_ready,
-
-
- // ----------------------
- // Source
- // ----------------------
- output src_valid,
- output [96-1 : 0] src_data,
- output [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready,
-
- // ----------------------
- // Clock & Reset
- // ----------------------
- input clk,
- input reset
-);
- localparam PAYLOAD_W = 96 + 18 + 2;
- localparam NUM_INPUTS = 2;
- localparam SHARE_COUNTER_W = 1;
- localparam PIPELINE_ARB = 0;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam PKT_TRANS_LOCK = 59;
-
- // ------------------------------------------
- // Signals
- // ------------------------------------------
- wire [NUM_INPUTS - 1 : 0] request;
- wire [NUM_INPUTS - 1 : 0] valid;
- wire [NUM_INPUTS - 1 : 0] grant;
- wire [NUM_INPUTS - 1 : 0] next_grant;
- reg [NUM_INPUTS - 1 : 0] saved_grant;
- reg [PAYLOAD_W - 1 : 0] src_payload;
- wire last_cycle;
- reg packet_in_progress;
- reg update_grant;
-
- wire [PAYLOAD_W - 1 : 0] sink0_payload;
- wire [PAYLOAD_W - 1 : 0] sink1_payload;
-
- assign valid[0] = sink0_valid;
- assign valid[1] = sink1_valid;
-
-
- // ------------------------------------------
- // ------------------------------------------
- // Grant Logic & Updates
- // ------------------------------------------
- // ------------------------------------------
- reg [NUM_INPUTS - 1 : 0] lock;
- always @* begin
- lock[0] = sink0_data[59];
- lock[1] = sink1_data[59];
- end
-
- assign last_cycle = src_valid & src_ready & src_endofpacket & ~(|(lock & grant));
-
- // ------------------------------------------
- // We're working on a packet at any time valid is high, except
- // when this is the endofpacket.
- // ------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- packet_in_progress <= 1'b0;
- end
- else begin
- if (src_valid)
- packet_in_progress <= 1'b1;
- if (last_cycle)
- packet_in_progress <= 1'b0;
- end
- end
-
-
- // ------------------------------------------
- // Shares
- //
- // Special case: all-equal shares _should_ be optimized into assigning a
- // constant to next_grant_share.
- // Special case: all-1's shares _should_ result in the share counter
- // being optimized away.
- // ------------------------------------------
- // Input | arb shares | counter load value
- // 0 | 1 | 0
- // 1 | 1 | 0
- wire [SHARE_COUNTER_W - 1 : 0] share_0 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_1 = 1'd0;
-
- // ------------------------------------------
- // Choose the share value corresponding to the grant.
- // ------------------------------------------
- reg [SHARE_COUNTER_W - 1 : 0] next_grant_share;
- always @* begin
- next_grant_share =
- share_0 & { SHARE_COUNTER_W {next_grant[0]} } |
- share_1 & { SHARE_COUNTER_W {next_grant[1]} };
- end
-
- // ------------------------------------------
- // Flag to indicate first packet of an arb sequence.
- // ------------------------------------------
- wire grant_changed = ~packet_in_progress && !(saved_grant & valid);
- reg first_packet_r;
- wire first_packet = grant_changed | first_packet_r;
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- first_packet_r <= 1'b0;
- end
- else begin
- if (update_grant)
- first_packet_r <= 1'b1;
- else if (last_cycle)
- first_packet_r <= 1'b0;
- else if (grant_changed)
- first_packet_r <= 1'b1;
- end
- end
-
- // ------------------------------------------
- // Compute the next share-count value.
- // ------------------------------------------
- reg [SHARE_COUNTER_W - 1 : 0] p1_share_count;
- reg [SHARE_COUNTER_W - 1 : 0] share_count;
- reg share_count_zero_flag;
-
- always @* begin
- if (first_packet) begin
- p1_share_count = next_grant_share;
- end
- else begin
- // Update the counter, but don't decrement below 0.
- p1_share_count = share_count_zero_flag ? '0 : share_count - 1'b1;
- end
- end
-
- // ------------------------------------------
- // Update the share counter and share-counter=zero flag.
- // ------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- share_count <= '0;
- share_count_zero_flag <= 1'b1;
- end
- else begin
- if (last_cycle) begin
- share_count <= p1_share_count;
- share_count_zero_flag <= (p1_share_count == '0);
- end
- end
- end
-
- // ------------------------------------------
- // For each input, maintain a final_packet signal which goes active for the
- // last packet of a full-share packet sequence. Example: if I have 4
- // shares and I'm continuously requesting, final_packet is active in the
- // 4th packet.
- // ------------------------------------------
- wire final_packet_0 = 1'b1;
-
- wire final_packet_1 = 1'b1;
-
-
- // ------------------------------------------
- // Concatenate all final_packet signals (wire or reg) into a handy vector.
- // ------------------------------------------
- wire [NUM_INPUTS - 1 : 0] final_packet = {
- final_packet_1,
- final_packet_0
- };
-
- // ------------------------------------------
- // ------------------------------------------
- wire p1_done = |(final_packet & grant);
-
- // ------------------------------------------
- // Flag for the first cycle of packets within an
- // arb sequence
- // ------------------------------------------
- reg first_cycle;
- always @(posedge clk, posedge reset) begin
- if (reset)
- first_cycle <= 0;
- else
- first_cycle <= last_cycle && ~p1_done;
- end
-
-
- always @* begin
- update_grant = 0;
-
- // ------------------------------------------
- // No arbitration pipeline, update grant whenever
- // the current arb winner has consumed all shares,
- // or all requests are low
- // ------------------------------------------
- update_grant = (last_cycle && p1_done) || (first_cycle && !valid);
- update_grant = last_cycle;
- end
-
- wire save_grant;
- assign save_grant = 1;
- assign grant = next_grant;
-
- always @(posedge clk, posedge reset) begin
- if (reset)
- saved_grant <= '0;
- else if (save_grant)
- saved_grant <= next_grant;
- end
-
- // ------------------------------------------
- // ------------------------------------------
- // Arbitrator
- // ------------------------------------------
- // ------------------------------------------
-
- // ------------------------------------------
- // Create a request vector that stays high during
- // the packet for unpipelined arbitration.
- //
- // The pipelined arbitration scheme does not require
- // request to be held high during the packet.
- // ------------------------------------------
- assign request = valid;
-
-
- altera_merlin_arbitrator
- #(
- .NUM_REQUESTERS(NUM_INPUTS),
- .SCHEME ("no-arb"),
- .PIPELINE (0)
- ) arb (
- .clk (clk),
- .reset (reset),
- .request (request),
- .grant (next_grant),
- .save_top_priority (src_valid),
- .increment_top_priority (update_grant)
- );
-
- // ------------------------------------------
- // ------------------------------------------
- // Mux
- //
- // Implemented as a sum of products.
- // ------------------------------------------
- // ------------------------------------------
-
- assign sink0_ready = src_ready && grant[0];
- assign sink1_ready = src_ready && grant[1];
-
- assign src_valid = |(grant & valid);
-
- always @* begin
- src_payload =
- sink0_payload & {PAYLOAD_W {grant[0]} } |
- sink1_payload & {PAYLOAD_W {grant[1]} };
- end
-
- // ------------------------------------------
- // Mux Payload Mapping
- // ------------------------------------------
-
- assign sink0_payload = {sink0_channel,sink0_data,
- sink0_startofpacket,sink0_endofpacket};
- assign sink1_payload = {sink1_channel,sink1_data,
- sink1_startofpacket,sink1_endofpacket};
-
- assign {src_channel,src_data,src_startofpacket,src_endofpacket} = src_payload;
-
-endmodule
-
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux_001.sv b/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux_001.sv
deleted file mode 100644
index ce9f7a1..0000000
--- a/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux_001.sv
+++ /dev/null
@@ -1,651 +0,0 @@
-// (C) 2001-2013 Altera Corporation. All rights reserved.
-// Your use of Altera Corporation's design tools, logic functions and other
-// software and tools, and its AMPP partner logic functions, and any output
-// files any of the foregoing (including device programming or simulation
-// files), and any associated documentation or information are expressly subject
-// to the terms and conditions of the Altera Program License Subscription
-// Agreement, Altera MegaCore Function License Agreement, or other applicable
-// license agreement, including, without limitation, that your use is for the
-// sole purpose of programming logic devices manufactured by Altera and sold by
-// Altera or its authorized distributors. Please refer to the applicable
-// agreement for further details.
-
-
-// $Id: //acds/rel/13.0sp1/ip/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer.sv.terp#1 $
-// $Revision: #1 $
-// $Date: 2013/03/07 $
-// $Author: swbranch $
-
-// ------------------------------------------
-// Merlin Multiplexer
-// ------------------------------------------
-
-`timescale 1 ns / 1 ns
-
-
-// ------------------------------------------
-// Generation parameters:
-// output_name: nios_system_rsp_xbar_mux_001
-// NUM_INPUTS: 18
-// ARBITRATION_SHARES: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
-// ARBITRATION_SCHEME "no-arb"
-// PIPELINE_ARB: 0
-// PKT_TRANS_LOCK: 59 (arbitration locking enabled)
-// ST_DATA_W: 96
-// ST_CHANNEL_W: 18
-// ------------------------------------------
-
-module nios_system_rsp_xbar_mux_001
-(
- // ----------------------
- // Sinks
- // ----------------------
- input sink0_valid,
- input [96-1 : 0] sink0_data,
- input [18-1: 0] sink0_channel,
- input sink0_startofpacket,
- input sink0_endofpacket,
- output sink0_ready,
-
- input sink1_valid,
- input [96-1 : 0] sink1_data,
- input [18-1: 0] sink1_channel,
- input sink1_startofpacket,
- input sink1_endofpacket,
- output sink1_ready,
-
- input sink2_valid,
- input [96-1 : 0] sink2_data,
- input [18-1: 0] sink2_channel,
- input sink2_startofpacket,
- input sink2_endofpacket,
- output sink2_ready,
-
- input sink3_valid,
- input [96-1 : 0] sink3_data,
- input [18-1: 0] sink3_channel,
- input sink3_startofpacket,
- input sink3_endofpacket,
- output sink3_ready,
-
- input sink4_valid,
- input [96-1 : 0] sink4_data,
- input [18-1: 0] sink4_channel,
- input sink4_startofpacket,
- input sink4_endofpacket,
- output sink4_ready,
-
- input sink5_valid,
- input [96-1 : 0] sink5_data,
- input [18-1: 0] sink5_channel,
- input sink5_startofpacket,
- input sink5_endofpacket,
- output sink5_ready,
-
- input sink6_valid,
- input [96-1 : 0] sink6_data,
- input [18-1: 0] sink6_channel,
- input sink6_startofpacket,
- input sink6_endofpacket,
- output sink6_ready,
-
- input sink7_valid,
- input [96-1 : 0] sink7_data,
- input [18-1: 0] sink7_channel,
- input sink7_startofpacket,
- input sink7_endofpacket,
- output sink7_ready,
-
- input sink8_valid,
- input [96-1 : 0] sink8_data,
- input [18-1: 0] sink8_channel,
- input sink8_startofpacket,
- input sink8_endofpacket,
- output sink8_ready,
-
- input sink9_valid,
- input [96-1 : 0] sink9_data,
- input [18-1: 0] sink9_channel,
- input sink9_startofpacket,
- input sink9_endofpacket,
- output sink9_ready,
-
- input sink10_valid,
- input [96-1 : 0] sink10_data,
- input [18-1: 0] sink10_channel,
- input sink10_startofpacket,
- input sink10_endofpacket,
- output sink10_ready,
-
- input sink11_valid,
- input [96-1 : 0] sink11_data,
- input [18-1: 0] sink11_channel,
- input sink11_startofpacket,
- input sink11_endofpacket,
- output sink11_ready,
-
- input sink12_valid,
- input [96-1 : 0] sink12_data,
- input [18-1: 0] sink12_channel,
- input sink12_startofpacket,
- input sink12_endofpacket,
- output sink12_ready,
-
- input sink13_valid,
- input [96-1 : 0] sink13_data,
- input [18-1: 0] sink13_channel,
- input sink13_startofpacket,
- input sink13_endofpacket,
- output sink13_ready,
-
- input sink14_valid,
- input [96-1 : 0] sink14_data,
- input [18-1: 0] sink14_channel,
- input sink14_startofpacket,
- input sink14_endofpacket,
- output sink14_ready,
-
- input sink15_valid,
- input [96-1 : 0] sink15_data,
- input [18-1: 0] sink15_channel,
- input sink15_startofpacket,
- input sink15_endofpacket,
- output sink15_ready,
-
- input sink16_valid,
- input [96-1 : 0] sink16_data,
- input [18-1: 0] sink16_channel,
- input sink16_startofpacket,
- input sink16_endofpacket,
- output sink16_ready,
-
- input sink17_valid,
- input [96-1 : 0] sink17_data,
- input [18-1: 0] sink17_channel,
- input sink17_startofpacket,
- input sink17_endofpacket,
- output sink17_ready,
-
-
- // ----------------------
- // Source
- // ----------------------
- output src_valid,
- output [96-1 : 0] src_data,
- output [18-1 : 0] src_channel,
- output src_startofpacket,
- output src_endofpacket,
- input src_ready,
-
- // ----------------------
- // Clock & Reset
- // ----------------------
- input clk,
- input reset
-);
- localparam PAYLOAD_W = 96 + 18 + 2;
- localparam NUM_INPUTS = 18;
- localparam SHARE_COUNTER_W = 1;
- localparam PIPELINE_ARB = 0;
- localparam ST_DATA_W = 96;
- localparam ST_CHANNEL_W = 18;
- localparam PKT_TRANS_LOCK = 59;
-
- // ------------------------------------------
- // Signals
- // ------------------------------------------
- wire [NUM_INPUTS - 1 : 0] request;
- wire [NUM_INPUTS - 1 : 0] valid;
- wire [NUM_INPUTS - 1 : 0] grant;
- wire [NUM_INPUTS - 1 : 0] next_grant;
- reg [NUM_INPUTS - 1 : 0] saved_grant;
- reg [PAYLOAD_W - 1 : 0] src_payload;
- wire last_cycle;
- reg packet_in_progress;
- reg update_grant;
-
- wire [PAYLOAD_W - 1 : 0] sink0_payload;
- wire [PAYLOAD_W - 1 : 0] sink1_payload;
- wire [PAYLOAD_W - 1 : 0] sink2_payload;
- wire [PAYLOAD_W - 1 : 0] sink3_payload;
- wire [PAYLOAD_W - 1 : 0] sink4_payload;
- wire [PAYLOAD_W - 1 : 0] sink5_payload;
- wire [PAYLOAD_W - 1 : 0] sink6_payload;
- wire [PAYLOAD_W - 1 : 0] sink7_payload;
- wire [PAYLOAD_W - 1 : 0] sink8_payload;
- wire [PAYLOAD_W - 1 : 0] sink9_payload;
- wire [PAYLOAD_W - 1 : 0] sink10_payload;
- wire [PAYLOAD_W - 1 : 0] sink11_payload;
- wire [PAYLOAD_W - 1 : 0] sink12_payload;
- wire [PAYLOAD_W - 1 : 0] sink13_payload;
- wire [PAYLOAD_W - 1 : 0] sink14_payload;
- wire [PAYLOAD_W - 1 : 0] sink15_payload;
- wire [PAYLOAD_W - 1 : 0] sink16_payload;
- wire [PAYLOAD_W - 1 : 0] sink17_payload;
-
- assign valid[0] = sink0_valid;
- assign valid[1] = sink1_valid;
- assign valid[2] = sink2_valid;
- assign valid[3] = sink3_valid;
- assign valid[4] = sink4_valid;
- assign valid[5] = sink5_valid;
- assign valid[6] = sink6_valid;
- assign valid[7] = sink7_valid;
- assign valid[8] = sink8_valid;
- assign valid[9] = sink9_valid;
- assign valid[10] = sink10_valid;
- assign valid[11] = sink11_valid;
- assign valid[12] = sink12_valid;
- assign valid[13] = sink13_valid;
- assign valid[14] = sink14_valid;
- assign valid[15] = sink15_valid;
- assign valid[16] = sink16_valid;
- assign valid[17] = sink17_valid;
-
-
- // ------------------------------------------
- // ------------------------------------------
- // Grant Logic & Updates
- // ------------------------------------------
- // ------------------------------------------
- reg [NUM_INPUTS - 1 : 0] lock;
- always @* begin
- lock[0] = sink0_data[59];
- lock[1] = sink1_data[59];
- lock[2] = sink2_data[59];
- lock[3] = sink3_data[59];
- lock[4] = sink4_data[59];
- lock[5] = sink5_data[59];
- lock[6] = sink6_data[59];
- lock[7] = sink7_data[59];
- lock[8] = sink8_data[59];
- lock[9] = sink9_data[59];
- lock[10] = sink10_data[59];
- lock[11] = sink11_data[59];
- lock[12] = sink12_data[59];
- lock[13] = sink13_data[59];
- lock[14] = sink14_data[59];
- lock[15] = sink15_data[59];
- lock[16] = sink16_data[59];
- lock[17] = sink17_data[59];
- end
-
- assign last_cycle = src_valid & src_ready & src_endofpacket & ~(|(lock & grant));
-
- // ------------------------------------------
- // We're working on a packet at any time valid is high, except
- // when this is the endofpacket.
- // ------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- packet_in_progress <= 1'b0;
- end
- else begin
- if (src_valid)
- packet_in_progress <= 1'b1;
- if (last_cycle)
- packet_in_progress <= 1'b0;
- end
- end
-
-
- // ------------------------------------------
- // Shares
- //
- // Special case: all-equal shares _should_ be optimized into assigning a
- // constant to next_grant_share.
- // Special case: all-1's shares _should_ result in the share counter
- // being optimized away.
- // ------------------------------------------
- // Input | arb shares | counter load value
- // 0 | 1 | 0
- // 1 | 1 | 0
- // 2 | 1 | 0
- // 3 | 1 | 0
- // 4 | 1 | 0
- // 5 | 1 | 0
- // 6 | 1 | 0
- // 7 | 1 | 0
- // 8 | 1 | 0
- // 9 | 1 | 0
- // 10 | 1 | 0
- // 11 | 1 | 0
- // 12 | 1 | 0
- // 13 | 1 | 0
- // 14 | 1 | 0
- // 15 | 1 | 0
- // 16 | 1 | 0
- // 17 | 1 | 0
- wire [SHARE_COUNTER_W - 1 : 0] share_0 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_1 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_2 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_3 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_4 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_5 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_6 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_7 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_8 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_9 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_10 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_11 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_12 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_13 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_14 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_15 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_16 = 1'd0;
- wire [SHARE_COUNTER_W - 1 : 0] share_17 = 1'd0;
-
- // ------------------------------------------
- // Choose the share value corresponding to the grant.
- // ------------------------------------------
- reg [SHARE_COUNTER_W - 1 : 0] next_grant_share;
- always @* begin
- next_grant_share =
- share_0 & { SHARE_COUNTER_W {next_grant[0]} } |
- share_1 & { SHARE_COUNTER_W {next_grant[1]} } |
- share_2 & { SHARE_COUNTER_W {next_grant[2]} } |
- share_3 & { SHARE_COUNTER_W {next_grant[3]} } |
- share_4 & { SHARE_COUNTER_W {next_grant[4]} } |
- share_5 & { SHARE_COUNTER_W {next_grant[5]} } |
- share_6 & { SHARE_COUNTER_W {next_grant[6]} } |
- share_7 & { SHARE_COUNTER_W {next_grant[7]} } |
- share_8 & { SHARE_COUNTER_W {next_grant[8]} } |
- share_9 & { SHARE_COUNTER_W {next_grant[9]} } |
- share_10 & { SHARE_COUNTER_W {next_grant[10]} } |
- share_11 & { SHARE_COUNTER_W {next_grant[11]} } |
- share_12 & { SHARE_COUNTER_W {next_grant[12]} } |
- share_13 & { SHARE_COUNTER_W {next_grant[13]} } |
- share_14 & { SHARE_COUNTER_W {next_grant[14]} } |
- share_15 & { SHARE_COUNTER_W {next_grant[15]} } |
- share_16 & { SHARE_COUNTER_W {next_grant[16]} } |
- share_17 & { SHARE_COUNTER_W {next_grant[17]} };
- end
-
- // ------------------------------------------
- // Flag to indicate first packet of an arb sequence.
- // ------------------------------------------
- wire grant_changed = ~packet_in_progress && !(saved_grant & valid);
- reg first_packet_r;
- wire first_packet = grant_changed | first_packet_r;
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- first_packet_r <= 1'b0;
- end
- else begin
- if (update_grant)
- first_packet_r <= 1'b1;
- else if (last_cycle)
- first_packet_r <= 1'b0;
- else if (grant_changed)
- first_packet_r <= 1'b1;
- end
- end
-
- // ------------------------------------------
- // Compute the next share-count value.
- // ------------------------------------------
- reg [SHARE_COUNTER_W - 1 : 0] p1_share_count;
- reg [SHARE_COUNTER_W - 1 : 0] share_count;
- reg share_count_zero_flag;
-
- always @* begin
- if (first_packet) begin
- p1_share_count = next_grant_share;
- end
- else begin
- // Update the counter, but don't decrement below 0.
- p1_share_count = share_count_zero_flag ? '0 : share_count - 1'b1;
- end
- end
-
- // ------------------------------------------
- // Update the share counter and share-counter=zero flag.
- // ------------------------------------------
- always @(posedge clk or posedge reset) begin
- if (reset) begin
- share_count <= '0;
- share_count_zero_flag <= 1'b1;
- end
- else begin
- if (last_cycle) begin
- share_count <= p1_share_count;
- share_count_zero_flag <= (p1_share_count == '0);
- end
- end
- end
-
- // ------------------------------------------
- // For each input, maintain a final_packet signal which goes active for the
- // last packet of a full-share packet sequence. Example: if I have 4
- // shares and I'm continuously requesting, final_packet is active in the
- // 4th packet.
- // ------------------------------------------
- wire final_packet_0 = 1'b1;
-
- wire final_packet_1 = 1'b1;
-
- wire final_packet_2 = 1'b1;
-
- wire final_packet_3 = 1'b1;
-
- wire final_packet_4 = 1'b1;
-
- wire final_packet_5 = 1'b1;
-
- wire final_packet_6 = 1'b1;
-
- wire final_packet_7 = 1'b1;
-
- wire final_packet_8 = 1'b1;
-
- wire final_packet_9 = 1'b1;
-
- wire final_packet_10 = 1'b1;
-
- wire final_packet_11 = 1'b1;
-
- wire final_packet_12 = 1'b1;
-
- wire final_packet_13 = 1'b1;
-
- wire final_packet_14 = 1'b1;
-
- wire final_packet_15 = 1'b1;
-
- wire final_packet_16 = 1'b1;
-
- wire final_packet_17 = 1'b1;
-
-
- // ------------------------------------------
- // Concatenate all final_packet signals (wire or reg) into a handy vector.
- // ------------------------------------------
- wire [NUM_INPUTS - 1 : 0] final_packet = {
- final_packet_17,
- final_packet_16,
- final_packet_15,
- final_packet_14,
- final_packet_13,
- final_packet_12,
- final_packet_11,
- final_packet_10,
- final_packet_9,
- final_packet_8,
- final_packet_7,
- final_packet_6,
- final_packet_5,
- final_packet_4,
- final_packet_3,
- final_packet_2,
- final_packet_1,
- final_packet_0
- };
-
- // ------------------------------------------
- // ------------------------------------------
- wire p1_done = |(final_packet & grant);
-
- // ------------------------------------------
- // Flag for the first cycle of packets within an
- // arb sequence
- // ------------------------------------------
- reg first_cycle;
- always @(posedge clk, posedge reset) begin
- if (reset)
- first_cycle <= 0;
- else
- first_cycle <= last_cycle && ~p1_done;
- end
-
-
- always @* begin
- update_grant = 0;
-
- // ------------------------------------------
- // No arbitration pipeline, update grant whenever
- // the current arb winner has consumed all shares,
- // or all requests are low
- // ------------------------------------------
- update_grant = (last_cycle && p1_done) || (first_cycle && !valid);
- update_grant = last_cycle;
- end
-
- wire save_grant;
- assign save_grant = 1;
- assign grant = next_grant;
-
- always @(posedge clk, posedge reset) begin
- if (reset)
- saved_grant <= '0;
- else if (save_grant)
- saved_grant <= next_grant;
- end
-
- // ------------------------------------------
- // ------------------------------------------
- // Arbitrator
- // ------------------------------------------
- // ------------------------------------------
-
- // ------------------------------------------
- // Create a request vector that stays high during
- // the packet for unpipelined arbitration.
- //
- // The pipelined arbitration scheme does not require
- // request to be held high during the packet.
- // ------------------------------------------
- assign request = valid;
-
-
- altera_merlin_arbitrator
- #(
- .NUM_REQUESTERS(NUM_INPUTS),
- .SCHEME ("no-arb"),
- .PIPELINE (0)
- ) arb (
- .clk (clk),
- .reset (reset),
- .request (request),
- .grant (next_grant),
- .save_top_priority (src_valid),
- .increment_top_priority (update_grant)
- );
-
- // ------------------------------------------
- // ------------------------------------------
- // Mux
- //
- // Implemented as a sum of products.
- // ------------------------------------------
- // ------------------------------------------
-
- assign sink0_ready = src_ready && grant[0];
- assign sink1_ready = src_ready && grant[1];
- assign sink2_ready = src_ready && grant[2];
- assign sink3_ready = src_ready && grant[3];
- assign sink4_ready = src_ready && grant[4];
- assign sink5_ready = src_ready && grant[5];
- assign sink6_ready = src_ready && grant[6];
- assign sink7_ready = src_ready && grant[7];
- assign sink8_ready = src_ready && grant[8];
- assign sink9_ready = src_ready && grant[9];
- assign sink10_ready = src_ready && grant[10];
- assign sink11_ready = src_ready && grant[11];
- assign sink12_ready = src_ready && grant[12];
- assign sink13_ready = src_ready && grant[13];
- assign sink14_ready = src_ready && grant[14];
- assign sink15_ready = src_ready && grant[15];
- assign sink16_ready = src_ready && grant[16];
- assign sink17_ready = src_ready && grant[17];
-
- assign src_valid = |(grant & valid);
-
- always @* begin
- src_payload =
- sink0_payload & {PAYLOAD_W {grant[0]} } |
- sink1_payload & {PAYLOAD_W {grant[1]} } |
- sink2_payload & {PAYLOAD_W {grant[2]} } |
- sink3_payload & {PAYLOAD_W {grant[3]} } |
- sink4_payload & {PAYLOAD_W {grant[4]} } |
- sink5_payload & {PAYLOAD_W {grant[5]} } |
- sink6_payload & {PAYLOAD_W {grant[6]} } |
- sink7_payload & {PAYLOAD_W {grant[7]} } |
- sink8_payload & {PAYLOAD_W {grant[8]} } |
- sink9_payload & {PAYLOAD_W {grant[9]} } |
- sink10_payload & {PAYLOAD_W {grant[10]} } |
- sink11_payload & {PAYLOAD_W {grant[11]} } |
- sink12_payload & {PAYLOAD_W {grant[12]} } |
- sink13_payload & {PAYLOAD_W {grant[13]} } |
- sink14_payload & {PAYLOAD_W {grant[14]} } |
- sink15_payload & {PAYLOAD_W {grant[15]} } |
- sink16_payload & {PAYLOAD_W {grant[16]} } |
- sink17_payload & {PAYLOAD_W {grant[17]} };
- end
-
- // ------------------------------------------
- // Mux Payload Mapping
- // ------------------------------------------
-
- assign sink0_payload = {sink0_channel,sink0_data,
- sink0_startofpacket,sink0_endofpacket};
- assign sink1_payload = {sink1_channel,sink1_data,
- sink1_startofpacket,sink1_endofpacket};
- assign sink2_payload = {sink2_channel,sink2_data,
- sink2_startofpacket,sink2_endofpacket};
- assign sink3_payload = {sink3_channel,sink3_data,
- sink3_startofpacket,sink3_endofpacket};
- assign sink4_payload = {sink4_channel,sink4_data,
- sink4_startofpacket,sink4_endofpacket};
- assign sink5_payload = {sink5_channel,sink5_data,
- sink5_startofpacket,sink5_endofpacket};
- assign sink6_payload = {sink6_channel,sink6_data,
- sink6_startofpacket,sink6_endofpacket};
- assign sink7_payload = {sink7_channel,sink7_data,
- sink7_startofpacket,sink7_endofpacket};
- assign sink8_payload = {sink8_channel,sink8_data,
- sink8_startofpacket,sink8_endofpacket};
- assign sink9_payload = {sink9_channel,sink9_data,
- sink9_startofpacket,sink9_endofpacket};
- assign sink10_payload = {sink10_channel,sink10_data,
- sink10_startofpacket,sink10_endofpacket};
- assign sink11_payload = {sink11_channel,sink11_data,
- sink11_startofpacket,sink11_endofpacket};
- assign sink12_payload = {sink12_channel,sink12_data,
- sink12_startofpacket,sink12_endofpacket};
- assign sink13_payload = {sink13_channel,sink13_data,
- sink13_startofpacket,sink13_endofpacket};
- assign sink14_payload = {sink14_channel,sink14_data,
- sink14_startofpacket,sink14_endofpacket};
- assign sink15_payload = {sink15_channel,sink15_data,
- sink15_startofpacket,sink15_endofpacket};
- assign sink16_payload = {sink16_channel,sink16_data,
- sink16_startofpacket,sink16_endofpacket};
- assign sink17_payload = {sink17_channel,sink17_data,
- sink17_startofpacket,sink17_endofpacket};
-
- assign {src_channel,src_data,src_startofpacket,src_endofpacket} = src_payload;
-
-endmodule
-
-
-
diff --git a/db/ip/nios_system/submodules/nios_system_switches.v b/db/ip/nios_system/submodules/nios_system_switches.v
deleted file mode 100644
index 1fd0e98..0000000
--- a/db/ip/nios_system/submodules/nios_system_switches.v
+++ /dev/null
@@ -1,58 +0,0 @@
-//Legal Notice: (C)2016 Altera Corporation. All rights reserved. Your
-//use of Altera Corporation's design tools, logic functions and other
-//software and tools, and its AMPP partner logic functions, and any
-//output files any of the foregoing (including device programming or
-//simulation files), and any associated documentation or information are
-//expressly subject to the terms and conditions of the Altera Program
-//License Subscription Agreement or other applicable license agreement,
-//including, without limitation, that your use is for the sole purpose
-//of programming logic devices manufactured by Altera and sold by Altera
-//or its authorized distributors. Please refer to the applicable
-//agreement for further details.
-
-// synthesis translate_off
-`timescale 1ns / 1ps
-// synthesis translate_on
-
-// turn off superfluous verilog processor warnings
-// altera message_level Level1
-// altera message_off 10034 10035 10036 10037 10230 10240 10030
-
-module nios_system_switches (
- // inputs:
- address,
- clk,
- in_port,
- reset_n,
-
- // outputs:
- readdata
- )
-;
-
- output [ 31: 0] readdata;
- input [ 1: 0] address;
- input clk;
- input [ 17: 0] in_port;
- input reset_n;
-
- wire clk_en;
- wire [ 17: 0] data_in;
- wire [ 17: 0] read_mux_out;
- reg [ 31: 0] readdata;
- assign clk_en = 1;
- //s1, which is an e_avalon_slave
- assign read_mux_out = {18 {(address == 0)}} & data_in;
- always @(posedge clk or negedge reset_n)
- begin
- if (reset_n == 0)
- readdata <= 0;
- else if (clk_en)
- readdata <= {32'b0 | read_mux_out};
- end
-
-
- assign data_in = in_port;
-
-endmodule
-
diff --git "a/db/lights.\0500\051.cnf.cdb" "b/db/lights.\0500\051.cnf.cdb"
deleted file mode 100644
index cf63c05..0000000
--- "a/db/lights.\0500\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0500\051.cnf.hdb" "b/db/lights.\0500\051.cnf.hdb"
deleted file mode 100644
index 37e56a4..0000000
--- "a/db/lights.\0500\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0501\051.cnf.cdb" "b/db/lights.\0501\051.cnf.cdb"
deleted file mode 100644
index 033a703..0000000
--- "a/db/lights.\0501\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0501\051.cnf.hdb" "b/db/lights.\0501\051.cnf.hdb"
deleted file mode 100644
index 2dba14b..0000000
--- "a/db/lights.\0501\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05010\051.cnf.cdb" "b/db/lights.\05010\051.cnf.cdb"
deleted file mode 100644
index 591394b..0000000
--- "a/db/lights.\05010\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05010\051.cnf.hdb" "b/db/lights.\05010\051.cnf.hdb"
deleted file mode 100644
index 8ec0795..0000000
--- "a/db/lights.\05010\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050100\051.cnf.cdb" "b/db/lights.\050100\051.cnf.cdb"
deleted file mode 100644
index 2ce3d10..0000000
--- "a/db/lights.\050100\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050100\051.cnf.hdb" "b/db/lights.\050100\051.cnf.hdb"
deleted file mode 100644
index 5b7a534..0000000
--- "a/db/lights.\050100\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050101\051.cnf.cdb" "b/db/lights.\050101\051.cnf.cdb"
deleted file mode 100644
index 5a70fa8..0000000
--- "a/db/lights.\050101\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050101\051.cnf.hdb" "b/db/lights.\050101\051.cnf.hdb"
deleted file mode 100644
index ee2eb50..0000000
--- "a/db/lights.\050101\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050102\051.cnf.cdb" "b/db/lights.\050102\051.cnf.cdb"
deleted file mode 100644
index 8e2dbe3..0000000
--- "a/db/lights.\050102\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050102\051.cnf.hdb" "b/db/lights.\050102\051.cnf.hdb"
deleted file mode 100644
index f4a58f8..0000000
--- "a/db/lights.\050102\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050103\051.cnf.cdb" "b/db/lights.\050103\051.cnf.cdb"
deleted file mode 100644
index 4c448cf..0000000
--- "a/db/lights.\050103\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\050103\051.cnf.hdb" "b/db/lights.\050103\051.cnf.hdb"
deleted file mode 100644
index 6790875..0000000
--- "a/db/lights.\050103\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05011\051.cnf.cdb" "b/db/lights.\05011\051.cnf.cdb"
deleted file mode 100644
index 4d25f1e..0000000
--- "a/db/lights.\05011\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05011\051.cnf.hdb" "b/db/lights.\05011\051.cnf.hdb"
deleted file mode 100644
index 1a2d9c6..0000000
--- "a/db/lights.\05011\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05012\051.cnf.cdb" "b/db/lights.\05012\051.cnf.cdb"
deleted file mode 100644
index 93ac1b1..0000000
--- "a/db/lights.\05012\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05012\051.cnf.hdb" "b/db/lights.\05012\051.cnf.hdb"
deleted file mode 100644
index 9479258..0000000
--- "a/db/lights.\05012\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05013\051.cnf.cdb" "b/db/lights.\05013\051.cnf.cdb"
deleted file mode 100644
index 75f6543..0000000
--- "a/db/lights.\05013\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05013\051.cnf.hdb" "b/db/lights.\05013\051.cnf.hdb"
deleted file mode 100644
index 0c592f2..0000000
--- "a/db/lights.\05013\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05014\051.cnf.cdb" "b/db/lights.\05014\051.cnf.cdb"
deleted file mode 100644
index 8e48d66..0000000
--- "a/db/lights.\05014\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05014\051.cnf.hdb" "b/db/lights.\05014\051.cnf.hdb"
deleted file mode 100644
index da8ece8..0000000
--- "a/db/lights.\05014\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05015\051.cnf.cdb" "b/db/lights.\05015\051.cnf.cdb"
deleted file mode 100644
index 5c22bb6..0000000
--- "a/db/lights.\05015\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05015\051.cnf.hdb" "b/db/lights.\05015\051.cnf.hdb"
deleted file mode 100644
index 0d4d32b..0000000
--- "a/db/lights.\05015\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05016\051.cnf.cdb" "b/db/lights.\05016\051.cnf.cdb"
deleted file mode 100644
index dd40089..0000000
--- "a/db/lights.\05016\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05016\051.cnf.hdb" "b/db/lights.\05016\051.cnf.hdb"
deleted file mode 100644
index 014cd6a..0000000
--- "a/db/lights.\05016\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05017\051.cnf.cdb" "b/db/lights.\05017\051.cnf.cdb"
deleted file mode 100644
index 4ffc568..0000000
--- "a/db/lights.\05017\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05017\051.cnf.hdb" "b/db/lights.\05017\051.cnf.hdb"
deleted file mode 100644
index 702c562..0000000
--- "a/db/lights.\05017\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05018\051.cnf.cdb" "b/db/lights.\05018\051.cnf.cdb"
deleted file mode 100644
index 9efdbe1..0000000
--- "a/db/lights.\05018\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05018\051.cnf.hdb" "b/db/lights.\05018\051.cnf.hdb"
deleted file mode 100644
index b3b694c..0000000
--- "a/db/lights.\05018\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05019\051.cnf.cdb" "b/db/lights.\05019\051.cnf.cdb"
deleted file mode 100644
index debff2d..0000000
--- "a/db/lights.\05019\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05019\051.cnf.hdb" "b/db/lights.\05019\051.cnf.hdb"
deleted file mode 100644
index 17011c4..0000000
--- "a/db/lights.\05019\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0502\051.cnf.cdb" "b/db/lights.\0502\051.cnf.cdb"
deleted file mode 100644
index 7cee5b6..0000000
--- "a/db/lights.\0502\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0502\051.cnf.hdb" "b/db/lights.\0502\051.cnf.hdb"
deleted file mode 100644
index 5631bc7..0000000
--- "a/db/lights.\0502\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05020\051.cnf.cdb" "b/db/lights.\05020\051.cnf.cdb"
deleted file mode 100644
index 7c1077d..0000000
--- "a/db/lights.\05020\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05020\051.cnf.hdb" "b/db/lights.\05020\051.cnf.hdb"
deleted file mode 100644
index a8f1e44..0000000
--- "a/db/lights.\05020\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05021\051.cnf.cdb" "b/db/lights.\05021\051.cnf.cdb"
deleted file mode 100644
index e4466df..0000000
--- "a/db/lights.\05021\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05021\051.cnf.hdb" "b/db/lights.\05021\051.cnf.hdb"
deleted file mode 100644
index 9ab91cb..0000000
--- "a/db/lights.\05021\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05022\051.cnf.cdb" "b/db/lights.\05022\051.cnf.cdb"
deleted file mode 100644
index 82e5908..0000000
--- "a/db/lights.\05022\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05022\051.cnf.hdb" "b/db/lights.\05022\051.cnf.hdb"
deleted file mode 100644
index cc2e805..0000000
--- "a/db/lights.\05022\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05023\051.cnf.cdb" "b/db/lights.\05023\051.cnf.cdb"
deleted file mode 100644
index 6959e7f..0000000
--- "a/db/lights.\05023\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05023\051.cnf.hdb" "b/db/lights.\05023\051.cnf.hdb"
deleted file mode 100644
index 97f45f5..0000000
--- "a/db/lights.\05023\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05024\051.cnf.cdb" "b/db/lights.\05024\051.cnf.cdb"
deleted file mode 100644
index 30fc5ce..0000000
--- "a/db/lights.\05024\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05024\051.cnf.hdb" "b/db/lights.\05024\051.cnf.hdb"
deleted file mode 100644
index 5a98360..0000000
--- "a/db/lights.\05024\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05025\051.cnf.cdb" "b/db/lights.\05025\051.cnf.cdb"
deleted file mode 100644
index baea204..0000000
--- "a/db/lights.\05025\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05025\051.cnf.hdb" "b/db/lights.\05025\051.cnf.hdb"
deleted file mode 100644
index d8af602..0000000
--- "a/db/lights.\05025\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05026\051.cnf.cdb" "b/db/lights.\05026\051.cnf.cdb"
deleted file mode 100644
index 30de758..0000000
--- "a/db/lights.\05026\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05026\051.cnf.hdb" "b/db/lights.\05026\051.cnf.hdb"
deleted file mode 100644
index 4655ba7..0000000
--- "a/db/lights.\05026\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05027\051.cnf.cdb" "b/db/lights.\05027\051.cnf.cdb"
deleted file mode 100644
index 3f66944..0000000
--- "a/db/lights.\05027\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05027\051.cnf.hdb" "b/db/lights.\05027\051.cnf.hdb"
deleted file mode 100644
index f863aef..0000000
--- "a/db/lights.\05027\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05028\051.cnf.cdb" "b/db/lights.\05028\051.cnf.cdb"
deleted file mode 100644
index 32f306e..0000000
--- "a/db/lights.\05028\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05028\051.cnf.hdb" "b/db/lights.\05028\051.cnf.hdb"
deleted file mode 100644
index 28335e7..0000000
--- "a/db/lights.\05028\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05029\051.cnf.cdb" "b/db/lights.\05029\051.cnf.cdb"
deleted file mode 100644
index 598a362..0000000
--- "a/db/lights.\05029\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05029\051.cnf.hdb" "b/db/lights.\05029\051.cnf.hdb"
deleted file mode 100644
index 6549a6d..0000000
--- "a/db/lights.\05029\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0503\051.cnf.cdb" "b/db/lights.\0503\051.cnf.cdb"
deleted file mode 100644
index ed80490..0000000
--- "a/db/lights.\0503\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0503\051.cnf.hdb" "b/db/lights.\0503\051.cnf.hdb"
deleted file mode 100644
index 6e13e30..0000000
--- "a/db/lights.\0503\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05030\051.cnf.cdb" "b/db/lights.\05030\051.cnf.cdb"
deleted file mode 100644
index 1922abc..0000000
--- "a/db/lights.\05030\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05030\051.cnf.hdb" "b/db/lights.\05030\051.cnf.hdb"
deleted file mode 100644
index 28c9126..0000000
--- "a/db/lights.\05030\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05031\051.cnf.cdb" "b/db/lights.\05031\051.cnf.cdb"
deleted file mode 100644
index ed6d8d5..0000000
--- "a/db/lights.\05031\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05031\051.cnf.hdb" "b/db/lights.\05031\051.cnf.hdb"
deleted file mode 100644
index bdbd747..0000000
--- "a/db/lights.\05031\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05032\051.cnf.cdb" "b/db/lights.\05032\051.cnf.cdb"
deleted file mode 100644
index 6760768..0000000
--- "a/db/lights.\05032\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05032\051.cnf.hdb" "b/db/lights.\05032\051.cnf.hdb"
deleted file mode 100644
index 2f8c033..0000000
--- "a/db/lights.\05032\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05033\051.cnf.cdb" "b/db/lights.\05033\051.cnf.cdb"
deleted file mode 100644
index c36a9f4..0000000
--- "a/db/lights.\05033\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05033\051.cnf.hdb" "b/db/lights.\05033\051.cnf.hdb"
deleted file mode 100644
index 8c14b94..0000000
--- "a/db/lights.\05033\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05034\051.cnf.cdb" "b/db/lights.\05034\051.cnf.cdb"
deleted file mode 100644
index 75b3219..0000000
--- "a/db/lights.\05034\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05034\051.cnf.hdb" "b/db/lights.\05034\051.cnf.hdb"
deleted file mode 100644
index d79cf33..0000000
--- "a/db/lights.\05034\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05035\051.cnf.cdb" "b/db/lights.\05035\051.cnf.cdb"
deleted file mode 100644
index 2968992..0000000
--- "a/db/lights.\05035\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05035\051.cnf.hdb" "b/db/lights.\05035\051.cnf.hdb"
deleted file mode 100644
index 1c59829..0000000
--- "a/db/lights.\05035\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05036\051.cnf.cdb" "b/db/lights.\05036\051.cnf.cdb"
deleted file mode 100644
index 68a0dfa..0000000
--- "a/db/lights.\05036\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05036\051.cnf.hdb" "b/db/lights.\05036\051.cnf.hdb"
deleted file mode 100644
index 0c6ef52..0000000
--- "a/db/lights.\05036\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05037\051.cnf.cdb" "b/db/lights.\05037\051.cnf.cdb"
deleted file mode 100644
index 1174638..0000000
--- "a/db/lights.\05037\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05037\051.cnf.hdb" "b/db/lights.\05037\051.cnf.hdb"
deleted file mode 100644
index 1bdb081..0000000
--- "a/db/lights.\05037\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05038\051.cnf.cdb" "b/db/lights.\05038\051.cnf.cdb"
deleted file mode 100644
index 75cc1aa..0000000
--- "a/db/lights.\05038\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05038\051.cnf.hdb" "b/db/lights.\05038\051.cnf.hdb"
deleted file mode 100644
index 3af1c33..0000000
--- "a/db/lights.\05038\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05039\051.cnf.cdb" "b/db/lights.\05039\051.cnf.cdb"
deleted file mode 100644
index d2d2ea9..0000000
--- "a/db/lights.\05039\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05039\051.cnf.hdb" "b/db/lights.\05039\051.cnf.hdb"
deleted file mode 100644
index dbb53d7..0000000
--- "a/db/lights.\05039\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0504\051.cnf.cdb" "b/db/lights.\0504\051.cnf.cdb"
deleted file mode 100644
index 2692900..0000000
--- "a/db/lights.\0504\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0504\051.cnf.hdb" "b/db/lights.\0504\051.cnf.hdb"
deleted file mode 100644
index 84f12ee..0000000
--- "a/db/lights.\0504\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05040\051.cnf.cdb" "b/db/lights.\05040\051.cnf.cdb"
deleted file mode 100644
index 17fe343..0000000
--- "a/db/lights.\05040\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05040\051.cnf.hdb" "b/db/lights.\05040\051.cnf.hdb"
deleted file mode 100644
index 2df2932..0000000
--- "a/db/lights.\05040\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05041\051.cnf.cdb" "b/db/lights.\05041\051.cnf.cdb"
deleted file mode 100644
index cc669c1..0000000
--- "a/db/lights.\05041\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05041\051.cnf.hdb" "b/db/lights.\05041\051.cnf.hdb"
deleted file mode 100644
index 7968297..0000000
--- "a/db/lights.\05041\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05042\051.cnf.cdb" "b/db/lights.\05042\051.cnf.cdb"
deleted file mode 100644
index 6d0344f..0000000
--- "a/db/lights.\05042\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05042\051.cnf.hdb" "b/db/lights.\05042\051.cnf.hdb"
deleted file mode 100644
index 3d7cb96..0000000
--- "a/db/lights.\05042\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05043\051.cnf.cdb" "b/db/lights.\05043\051.cnf.cdb"
deleted file mode 100644
index dbfc1c5..0000000
--- "a/db/lights.\05043\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05043\051.cnf.hdb" "b/db/lights.\05043\051.cnf.hdb"
deleted file mode 100644
index ba9e779..0000000
--- "a/db/lights.\05043\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05044\051.cnf.cdb" "b/db/lights.\05044\051.cnf.cdb"
deleted file mode 100644
index abe55e0..0000000
--- "a/db/lights.\05044\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05044\051.cnf.hdb" "b/db/lights.\05044\051.cnf.hdb"
deleted file mode 100644
index 59bd344..0000000
--- "a/db/lights.\05044\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05045\051.cnf.cdb" "b/db/lights.\05045\051.cnf.cdb"
deleted file mode 100644
index b666bde..0000000
--- "a/db/lights.\05045\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05045\051.cnf.hdb" "b/db/lights.\05045\051.cnf.hdb"
deleted file mode 100644
index c53814c..0000000
--- "a/db/lights.\05045\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05046\051.cnf.cdb" "b/db/lights.\05046\051.cnf.cdb"
deleted file mode 100644
index ff784a0..0000000
--- "a/db/lights.\05046\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05046\051.cnf.hdb" "b/db/lights.\05046\051.cnf.hdb"
deleted file mode 100644
index 545e395..0000000
--- "a/db/lights.\05046\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05047\051.cnf.cdb" "b/db/lights.\05047\051.cnf.cdb"
deleted file mode 100644
index 5ae6403..0000000
--- "a/db/lights.\05047\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05047\051.cnf.hdb" "b/db/lights.\05047\051.cnf.hdb"
deleted file mode 100644
index aeed027..0000000
--- "a/db/lights.\05047\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05048\051.cnf.cdb" "b/db/lights.\05048\051.cnf.cdb"
deleted file mode 100644
index f67a781..0000000
--- "a/db/lights.\05048\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05048\051.cnf.hdb" "b/db/lights.\05048\051.cnf.hdb"
deleted file mode 100644
index a353bb0..0000000
--- "a/db/lights.\05048\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05049\051.cnf.cdb" "b/db/lights.\05049\051.cnf.cdb"
deleted file mode 100644
index b9487c6..0000000
--- "a/db/lights.\05049\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05049\051.cnf.hdb" "b/db/lights.\05049\051.cnf.hdb"
deleted file mode 100644
index 2035e53..0000000
--- "a/db/lights.\05049\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0505\051.cnf.cdb" "b/db/lights.\0505\051.cnf.cdb"
deleted file mode 100644
index 5cb9ac3..0000000
--- "a/db/lights.\0505\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0505\051.cnf.hdb" "b/db/lights.\0505\051.cnf.hdb"
deleted file mode 100644
index c44e74e..0000000
--- "a/db/lights.\0505\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05050\051.cnf.cdb" "b/db/lights.\05050\051.cnf.cdb"
deleted file mode 100644
index 421e012..0000000
--- "a/db/lights.\05050\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05050\051.cnf.hdb" "b/db/lights.\05050\051.cnf.hdb"
deleted file mode 100644
index a796c71..0000000
--- "a/db/lights.\05050\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05051\051.cnf.cdb" "b/db/lights.\05051\051.cnf.cdb"
deleted file mode 100644
index 827b159..0000000
--- "a/db/lights.\05051\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05051\051.cnf.hdb" "b/db/lights.\05051\051.cnf.hdb"
deleted file mode 100644
index 36f574d..0000000
--- "a/db/lights.\05051\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05052\051.cnf.cdb" "b/db/lights.\05052\051.cnf.cdb"
deleted file mode 100644
index 9eadd07..0000000
--- "a/db/lights.\05052\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05052\051.cnf.hdb" "b/db/lights.\05052\051.cnf.hdb"
deleted file mode 100644
index fbf8819..0000000
--- "a/db/lights.\05052\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05053\051.cnf.cdb" "b/db/lights.\05053\051.cnf.cdb"
deleted file mode 100644
index f3cd961..0000000
--- "a/db/lights.\05053\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05053\051.cnf.hdb" "b/db/lights.\05053\051.cnf.hdb"
deleted file mode 100644
index 8b1ef70..0000000
--- "a/db/lights.\05053\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05054\051.cnf.cdb" "b/db/lights.\05054\051.cnf.cdb"
deleted file mode 100644
index 8cc2466..0000000
--- "a/db/lights.\05054\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05054\051.cnf.hdb" "b/db/lights.\05054\051.cnf.hdb"
deleted file mode 100644
index 41bce8e..0000000
--- "a/db/lights.\05054\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05055\051.cnf.cdb" "b/db/lights.\05055\051.cnf.cdb"
deleted file mode 100644
index 26e5f14..0000000
--- "a/db/lights.\05055\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05055\051.cnf.hdb" "b/db/lights.\05055\051.cnf.hdb"
deleted file mode 100644
index cbfc342..0000000
--- "a/db/lights.\05055\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05056\051.cnf.cdb" "b/db/lights.\05056\051.cnf.cdb"
deleted file mode 100644
index 396fc26..0000000
--- "a/db/lights.\05056\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05056\051.cnf.hdb" "b/db/lights.\05056\051.cnf.hdb"
deleted file mode 100644
index b2e5de8..0000000
--- "a/db/lights.\05056\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05057\051.cnf.cdb" "b/db/lights.\05057\051.cnf.cdb"
deleted file mode 100644
index b0ba788..0000000
--- "a/db/lights.\05057\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05057\051.cnf.hdb" "b/db/lights.\05057\051.cnf.hdb"
deleted file mode 100644
index 10e019c..0000000
--- "a/db/lights.\05057\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05058\051.cnf.cdb" "b/db/lights.\05058\051.cnf.cdb"
deleted file mode 100644
index fab2557..0000000
--- "a/db/lights.\05058\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05058\051.cnf.hdb" "b/db/lights.\05058\051.cnf.hdb"
deleted file mode 100644
index 13e6973..0000000
--- "a/db/lights.\05058\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05059\051.cnf.cdb" "b/db/lights.\05059\051.cnf.cdb"
deleted file mode 100644
index f4784f0..0000000
--- "a/db/lights.\05059\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05059\051.cnf.hdb" "b/db/lights.\05059\051.cnf.hdb"
deleted file mode 100644
index 74a4cbe..0000000
--- "a/db/lights.\05059\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0506\051.cnf.cdb" "b/db/lights.\0506\051.cnf.cdb"
deleted file mode 100644
index f28488c..0000000
--- "a/db/lights.\0506\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0506\051.cnf.hdb" "b/db/lights.\0506\051.cnf.hdb"
deleted file mode 100644
index e028cb9..0000000
--- "a/db/lights.\0506\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05060\051.cnf.cdb" "b/db/lights.\05060\051.cnf.cdb"
deleted file mode 100644
index a7f1b59..0000000
--- "a/db/lights.\05060\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05060\051.cnf.hdb" "b/db/lights.\05060\051.cnf.hdb"
deleted file mode 100644
index 3b87abc..0000000
--- "a/db/lights.\05060\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05061\051.cnf.cdb" "b/db/lights.\05061\051.cnf.cdb"
deleted file mode 100644
index 6444cc5..0000000
--- "a/db/lights.\05061\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05061\051.cnf.hdb" "b/db/lights.\05061\051.cnf.hdb"
deleted file mode 100644
index f510df9..0000000
--- "a/db/lights.\05061\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05062\051.cnf.cdb" "b/db/lights.\05062\051.cnf.cdb"
deleted file mode 100644
index b04ec6a..0000000
--- "a/db/lights.\05062\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05062\051.cnf.hdb" "b/db/lights.\05062\051.cnf.hdb"
deleted file mode 100644
index 0ad84f4..0000000
--- "a/db/lights.\05062\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05063\051.cnf.cdb" "b/db/lights.\05063\051.cnf.cdb"
deleted file mode 100644
index 10d3cca..0000000
--- "a/db/lights.\05063\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05063\051.cnf.hdb" "b/db/lights.\05063\051.cnf.hdb"
deleted file mode 100644
index b91adc4..0000000
--- "a/db/lights.\05063\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05064\051.cnf.cdb" "b/db/lights.\05064\051.cnf.cdb"
deleted file mode 100644
index 2a3e15d..0000000
--- "a/db/lights.\05064\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05064\051.cnf.hdb" "b/db/lights.\05064\051.cnf.hdb"
deleted file mode 100644
index 0961905..0000000
--- "a/db/lights.\05064\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05065\051.cnf.cdb" "b/db/lights.\05065\051.cnf.cdb"
deleted file mode 100644
index 1d1958f..0000000
--- "a/db/lights.\05065\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05065\051.cnf.hdb" "b/db/lights.\05065\051.cnf.hdb"
deleted file mode 100644
index fc96e08..0000000
--- "a/db/lights.\05065\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05066\051.cnf.cdb" "b/db/lights.\05066\051.cnf.cdb"
deleted file mode 100644
index e6cad8f..0000000
--- "a/db/lights.\05066\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05066\051.cnf.hdb" "b/db/lights.\05066\051.cnf.hdb"
deleted file mode 100644
index 3dd6956..0000000
--- "a/db/lights.\05066\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05067\051.cnf.cdb" "b/db/lights.\05067\051.cnf.cdb"
deleted file mode 100644
index fcc6606..0000000
--- "a/db/lights.\05067\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05067\051.cnf.hdb" "b/db/lights.\05067\051.cnf.hdb"
deleted file mode 100644
index 84b093d..0000000
--- "a/db/lights.\05067\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05068\051.cnf.cdb" "b/db/lights.\05068\051.cnf.cdb"
deleted file mode 100644
index d92764f..0000000
--- "a/db/lights.\05068\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05068\051.cnf.hdb" "b/db/lights.\05068\051.cnf.hdb"
deleted file mode 100644
index 84b093d..0000000
--- "a/db/lights.\05068\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05069\051.cnf.cdb" "b/db/lights.\05069\051.cnf.cdb"
deleted file mode 100644
index 87eb8a8..0000000
--- "a/db/lights.\05069\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05069\051.cnf.hdb" "b/db/lights.\05069\051.cnf.hdb"
deleted file mode 100644
index 1a1767c..0000000
--- "a/db/lights.\05069\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0507\051.cnf.cdb" "b/db/lights.\0507\051.cnf.cdb"
deleted file mode 100644
index dcba4ac..0000000
--- "a/db/lights.\0507\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0507\051.cnf.hdb" "b/db/lights.\0507\051.cnf.hdb"
deleted file mode 100644
index d034ce4..0000000
--- "a/db/lights.\0507\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05070\051.cnf.cdb" "b/db/lights.\05070\051.cnf.cdb"
deleted file mode 100644
index d3ff3df..0000000
--- "a/db/lights.\05070\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05070\051.cnf.hdb" "b/db/lights.\05070\051.cnf.hdb"
deleted file mode 100644
index 2e2a995..0000000
--- "a/db/lights.\05070\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05071\051.cnf.cdb" "b/db/lights.\05071\051.cnf.cdb"
deleted file mode 100644
index ee724f5..0000000
--- "a/db/lights.\05071\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05071\051.cnf.hdb" "b/db/lights.\05071\051.cnf.hdb"
deleted file mode 100644
index b8f22b5..0000000
--- "a/db/lights.\05071\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05072\051.cnf.cdb" "b/db/lights.\05072\051.cnf.cdb"
deleted file mode 100644
index 98a3b38..0000000
--- "a/db/lights.\05072\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05072\051.cnf.hdb" "b/db/lights.\05072\051.cnf.hdb"
deleted file mode 100644
index c40302a..0000000
--- "a/db/lights.\05072\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05073\051.cnf.cdb" "b/db/lights.\05073\051.cnf.cdb"
deleted file mode 100644
index ed75b30..0000000
--- "a/db/lights.\05073\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05073\051.cnf.hdb" "b/db/lights.\05073\051.cnf.hdb"
deleted file mode 100644
index 75aca7a..0000000
--- "a/db/lights.\05073\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05074\051.cnf.cdb" "b/db/lights.\05074\051.cnf.cdb"
deleted file mode 100644
index 7acddc8..0000000
--- "a/db/lights.\05074\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05074\051.cnf.hdb" "b/db/lights.\05074\051.cnf.hdb"
deleted file mode 100644
index 2689527..0000000
--- "a/db/lights.\05074\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05075\051.cnf.cdb" "b/db/lights.\05075\051.cnf.cdb"
deleted file mode 100644
index 0ff8ce3..0000000
--- "a/db/lights.\05075\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05075\051.cnf.hdb" "b/db/lights.\05075\051.cnf.hdb"
deleted file mode 100644
index 1904214..0000000
--- "a/db/lights.\05075\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05076\051.cnf.cdb" "b/db/lights.\05076\051.cnf.cdb"
deleted file mode 100644
index ed5caa7..0000000
--- "a/db/lights.\05076\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05076\051.cnf.hdb" "b/db/lights.\05076\051.cnf.hdb"
deleted file mode 100644
index 583df5c..0000000
--- "a/db/lights.\05076\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05077\051.cnf.cdb" "b/db/lights.\05077\051.cnf.cdb"
deleted file mode 100644
index 72c3e01..0000000
--- "a/db/lights.\05077\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05077\051.cnf.hdb" "b/db/lights.\05077\051.cnf.hdb"
deleted file mode 100644
index 3be1871..0000000
--- "a/db/lights.\05077\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05078\051.cnf.cdb" "b/db/lights.\05078\051.cnf.cdb"
deleted file mode 100644
index 7eeec91..0000000
--- "a/db/lights.\05078\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05078\051.cnf.hdb" "b/db/lights.\05078\051.cnf.hdb"
deleted file mode 100644
index b566c90..0000000
--- "a/db/lights.\05078\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05079\051.cnf.cdb" "b/db/lights.\05079\051.cnf.cdb"
deleted file mode 100644
index d0d5566..0000000
--- "a/db/lights.\05079\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05079\051.cnf.hdb" "b/db/lights.\05079\051.cnf.hdb"
deleted file mode 100644
index 0adab3c..0000000
--- "a/db/lights.\05079\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0508\051.cnf.cdb" "b/db/lights.\0508\051.cnf.cdb"
deleted file mode 100644
index 750b51a..0000000
--- "a/db/lights.\0508\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0508\051.cnf.hdb" "b/db/lights.\0508\051.cnf.hdb"
deleted file mode 100644
index 482a067..0000000
--- "a/db/lights.\0508\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05080\051.cnf.cdb" "b/db/lights.\05080\051.cnf.cdb"
deleted file mode 100644
index 62f8e96..0000000
--- "a/db/lights.\05080\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05080\051.cnf.hdb" "b/db/lights.\05080\051.cnf.hdb"
deleted file mode 100644
index 173f575..0000000
--- "a/db/lights.\05080\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05081\051.cnf.cdb" "b/db/lights.\05081\051.cnf.cdb"
deleted file mode 100644
index b522e8d..0000000
--- "a/db/lights.\05081\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05081\051.cnf.hdb" "b/db/lights.\05081\051.cnf.hdb"
deleted file mode 100644
index fd3f58b..0000000
--- "a/db/lights.\05081\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05082\051.cnf.cdb" "b/db/lights.\05082\051.cnf.cdb"
deleted file mode 100644
index 8d358c0..0000000
--- "a/db/lights.\05082\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05082\051.cnf.hdb" "b/db/lights.\05082\051.cnf.hdb"
deleted file mode 100644
index 5184230..0000000
--- "a/db/lights.\05082\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05083\051.cnf.cdb" "b/db/lights.\05083\051.cnf.cdb"
deleted file mode 100644
index 4b06cc8..0000000
--- "a/db/lights.\05083\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05083\051.cnf.hdb" "b/db/lights.\05083\051.cnf.hdb"
deleted file mode 100644
index 28a5917..0000000
--- "a/db/lights.\05083\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05084\051.cnf.cdb" "b/db/lights.\05084\051.cnf.cdb"
deleted file mode 100644
index 9c96fc0..0000000
--- "a/db/lights.\05084\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05084\051.cnf.hdb" "b/db/lights.\05084\051.cnf.hdb"
deleted file mode 100644
index 1ff05b1..0000000
--- "a/db/lights.\05084\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05085\051.cnf.cdb" "b/db/lights.\05085\051.cnf.cdb"
deleted file mode 100644
index ce23483..0000000
--- "a/db/lights.\05085\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05085\051.cnf.hdb" "b/db/lights.\05085\051.cnf.hdb"
deleted file mode 100644
index b310fa2..0000000
--- "a/db/lights.\05085\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05086\051.cnf.cdb" "b/db/lights.\05086\051.cnf.cdb"
deleted file mode 100644
index b05577b..0000000
--- "a/db/lights.\05086\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05086\051.cnf.hdb" "b/db/lights.\05086\051.cnf.hdb"
deleted file mode 100644
index bf66351..0000000
--- "a/db/lights.\05086\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05087\051.cnf.cdb" "b/db/lights.\05087\051.cnf.cdb"
deleted file mode 100644
index 9732bd0..0000000
--- "a/db/lights.\05087\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05087\051.cnf.hdb" "b/db/lights.\05087\051.cnf.hdb"
deleted file mode 100644
index 340fbea..0000000
--- "a/db/lights.\05087\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05088\051.cnf.cdb" "b/db/lights.\05088\051.cnf.cdb"
deleted file mode 100644
index 5fb42e2..0000000
--- "a/db/lights.\05088\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05088\051.cnf.hdb" "b/db/lights.\05088\051.cnf.hdb"
deleted file mode 100644
index 8e9e403..0000000
--- "a/db/lights.\05088\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05089\051.cnf.cdb" "b/db/lights.\05089\051.cnf.cdb"
deleted file mode 100644
index 66d1884..0000000
--- "a/db/lights.\05089\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05089\051.cnf.hdb" "b/db/lights.\05089\051.cnf.hdb"
deleted file mode 100644
index 1e5f3aa..0000000
--- "a/db/lights.\05089\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0509\051.cnf.cdb" "b/db/lights.\0509\051.cnf.cdb"
deleted file mode 100644
index 9d152b8..0000000
--- "a/db/lights.\0509\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\0509\051.cnf.hdb" "b/db/lights.\0509\051.cnf.hdb"
deleted file mode 100644
index fa701fa..0000000
--- "a/db/lights.\0509\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05090\051.cnf.cdb" "b/db/lights.\05090\051.cnf.cdb"
deleted file mode 100644
index 69aa132..0000000
--- "a/db/lights.\05090\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05090\051.cnf.hdb" "b/db/lights.\05090\051.cnf.hdb"
deleted file mode 100644
index 95b9efb..0000000
--- "a/db/lights.\05090\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05091\051.cnf.cdb" "b/db/lights.\05091\051.cnf.cdb"
deleted file mode 100644
index 4e55338..0000000
--- "a/db/lights.\05091\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05091\051.cnf.hdb" "b/db/lights.\05091\051.cnf.hdb"
deleted file mode 100644
index d43928e..0000000
--- "a/db/lights.\05091\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05092\051.cnf.cdb" "b/db/lights.\05092\051.cnf.cdb"
deleted file mode 100644
index ef14e99..0000000
--- "a/db/lights.\05092\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05092\051.cnf.hdb" "b/db/lights.\05092\051.cnf.hdb"
deleted file mode 100644
index c1343e6..0000000
--- "a/db/lights.\05092\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05093\051.cnf.cdb" "b/db/lights.\05093\051.cnf.cdb"
deleted file mode 100644
index 1992179..0000000
--- "a/db/lights.\05093\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05093\051.cnf.hdb" "b/db/lights.\05093\051.cnf.hdb"
deleted file mode 100644
index de3eb88..0000000
--- "a/db/lights.\05093\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05094\051.cnf.cdb" "b/db/lights.\05094\051.cnf.cdb"
deleted file mode 100644
index 3e7883f..0000000
--- "a/db/lights.\05094\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05094\051.cnf.hdb" "b/db/lights.\05094\051.cnf.hdb"
deleted file mode 100644
index c2e78a3..0000000
--- "a/db/lights.\05094\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05095\051.cnf.cdb" "b/db/lights.\05095\051.cnf.cdb"
deleted file mode 100644
index dc49968..0000000
--- "a/db/lights.\05095\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05095\051.cnf.hdb" "b/db/lights.\05095\051.cnf.hdb"
deleted file mode 100644
index 5e3e28a..0000000
--- "a/db/lights.\05095\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05096\051.cnf.cdb" "b/db/lights.\05096\051.cnf.cdb"
deleted file mode 100644
index 779cd80..0000000
--- "a/db/lights.\05096\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05096\051.cnf.hdb" "b/db/lights.\05096\051.cnf.hdb"
deleted file mode 100644
index 83f5dac..0000000
--- "a/db/lights.\05096\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05097\051.cnf.cdb" "b/db/lights.\05097\051.cnf.cdb"
deleted file mode 100644
index b257d29..0000000
--- "a/db/lights.\05097\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05097\051.cnf.hdb" "b/db/lights.\05097\051.cnf.hdb"
deleted file mode 100644
index 7e0a046..0000000
--- "a/db/lights.\05097\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05098\051.cnf.cdb" "b/db/lights.\05098\051.cnf.cdb"
deleted file mode 100644
index a1b964c..0000000
--- "a/db/lights.\05098\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05098\051.cnf.hdb" "b/db/lights.\05098\051.cnf.hdb"
deleted file mode 100644
index 7c889a9..0000000
--- "a/db/lights.\05098\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05099\051.cnf.cdb" "b/db/lights.\05099\051.cnf.cdb"
deleted file mode 100644
index 4c7f2a0..0000000
--- "a/db/lights.\05099\051.cnf.cdb"
+++ /dev/null
Binary files differ
diff --git "a/db/lights.\05099\051.cnf.hdb" "b/db/lights.\05099\051.cnf.hdb"
deleted file mode 100644
index f9840e0..0000000
--- "a/db/lights.\05099\051.cnf.hdb"
+++ /dev/null
Binary files differ
diff --git a/db/lights.asm.qmsg b/db/lights.asm.qmsg
deleted file mode 100644
index d4c2583..0000000
--- a/db/lights.asm.qmsg
+++ /dev/null
@@ -1,6 +0,0 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482368914623 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482368914623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 10:08:34 2016 " "Processing started: Thu Dec 22 10:08:34 2016" { } { } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482368914623 ""} } { } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1482368914623 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lights -c lights " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lights -c lights" { } { } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1482368914623 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" { } { } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1482368919572 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" { } { } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1482368919706 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482368921649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 10:08:41 2016 " "Processing ended: Thu Dec 22 10:08:41 2016" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482368921649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482368921649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482368921649 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1482368921649 ""}
diff --git a/db/lights.asm.rdb b/db/lights.asm.rdb
deleted file mode 100644
index 9e7d533..0000000
--- a/db/lights.asm.rdb
+++ /dev/null
Binary files differ
diff --git a/db/lights.asm_labs.ddb b/db/lights.asm_labs.ddb
deleted file mode 100644
index 822b00c..0000000
--- a/db/lights.asm_labs.ddb
+++ /dev/null
Binary files differ
diff --git a/db/lights.autoh_e40e1.map.reg_db.cdb b/db/lights.autoh_e40e1.map.reg_db.cdb
deleted file mode 100644
index a1d8689..0000000
--- a/db/lights.autoh_e40e1.map.reg_db.cdb
+++ /dev/null
Binary files differ
diff --git a/db/lights.cbx.xml b/db/lights.cbx.xml
deleted file mode 100644
index e529c3c..0000000
--- a/db/lights.cbx.xml
+++ /dev/null
@@ -1,11 +0,0 @@
-
-
-
-
-
-
-
-
-
-
-
diff --git a/db/lights.cmp.bpm b/db/lights.cmp.bpm
deleted file mode 100644
index e89ad04..0000000
--- a/db/lights.cmp.bpm
+++ /dev/null
Binary files differ
diff --git a/db/lights.cmp.cdb b/db/lights.cmp.cdb
deleted file mode 100644
index 3f5da5e..0000000
--- a/db/lights.cmp.cdb
+++ /dev/null
Binary files differ
diff --git a/db/lights.cmp.hdb b/db/lights.cmp.hdb
deleted file mode 100644
index 5aad9c6..0000000
--- a/db/lights.cmp.hdb
+++ /dev/null
Binary files differ
diff --git a/db/lights.cmp.idb b/db/lights.cmp.idb
deleted file mode 100644
index 9fc3827..0000000
--- a/db/lights.cmp.idb
+++ /dev/null
Binary files differ
diff --git a/db/lights.cmp.kpt b/db/lights.cmp.kpt
deleted file mode 100644
index 647b550..0000000
--- a/db/lights.cmp.kpt
+++ /dev/null
Binary files differ
diff --git a/db/lights.cmp.logdb b/db/lights.cmp.logdb
deleted file mode 100644
index 1de615f..0000000
--- a/db/lights.cmp.logdb
+++ /dev/null
@@ -1,164 +0,0 @@
-v1
-IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
-IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
-IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
-IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
-IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
-IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
-IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
-IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
-IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
-IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
-IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
-IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
-IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
-IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
-IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
-IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
-IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
-IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
-IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
-IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
-IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
-IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
-IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
-IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
-IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
-IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
-IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
-IO_RULES_MATRIX,Total Pass,118;0;118;0;0;122;118;0;122;122;0;49;0;0;31;0;49;31;0;0;0;49;0;0;0;0;0;122;0;0,
-IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
-IO_RULES_MATRIX,Total Inapplicable,4;122;4;122;122;0;4;122;0;0;122;73;122;122;91;122;73;91;122;122;122;73;122;122;122;122;122;0;122;122,
-IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
-IO_RULES_MATRIX,LEDG[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDG[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LEDR[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX6[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,HEX7[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_RS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_RW,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_data[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_EN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_ON,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,LCD_BLON,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,CLOCK_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,KEY[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,KEY[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,SW[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
-IO_RULES_SUMMARY,Total I/O Rules,30,
-IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
-IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
-IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
-IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
diff --git a/db/lights.cmp.rdb b/db/lights.cmp.rdb
deleted file mode 100644
index 4c83dc6..0000000
--- a/db/lights.cmp.rdb
+++ /dev/null
Binary files differ
diff --git a/db/lights.cmp_merge.kpt b/db/lights.cmp_merge.kpt
deleted file mode 100644
index 07f5db6..0000000
--- a/db/lights.cmp_merge.kpt
+++ /dev/null
Binary files differ
diff --git a/db/lights.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd b/db/lights.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
deleted file mode 100644
index 246e7b7..0000000
--- a/db/lights.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
+++ /dev/null
Binary files differ
diff --git a/db/lights.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd b/db/lights.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd
deleted file mode 100644
index a0ed3e0..0000000
--- a/db/lights.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd
+++ /dev/null
Binary files differ
diff --git a/db/lights.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd b/db/lights.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd
deleted file mode 100644
index 9930150..0000000
--- a/db/lights.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd
+++ /dev/null
Binary files differ
diff --git a/db/lights.db_info b/db/lights.db_info
deleted file mode 100644
index 485a3e4..0000000
--- a/db/lights.db_info
+++ /dev/null
@@ -1,3 +0,0 @@
-Quartus_Version = Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
-Version_Index = 302049280
-Creation_Time = Thu Dec 22 10:31:00 2016
diff --git a/db/lights.fit.qmsg b/db/lights.fit.qmsg
deleted file mode 100644
index df5236c..0000000
--- a/db/lights.fit.qmsg
+++ /dev/null
@@ -1,53 +0,0 @@
-{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" { } { } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1482368874734 ""}
-{ "Info" "IMPP_MPP_USER_DEVICE" "lights EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lights\"" { } { } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1482368874772 ""}
-{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482368874834 ""}
-{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482368874834 ""}
-{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" { } { } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482368874834 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1482368875056 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." { } { } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1482368875056 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" { } { } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482368875657 ""} } { } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1482368875657 ""}
-{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 11994 9224 9983 0} } } } } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 11996 9224 9983 0} } } } } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 11998 9224 9983 0} } } } } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 12000 9224 9983 0} } } } } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482368875657 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 12002 9224 9983 0} } } } } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482368875657 ""} } { } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1482368875657 ""}
-{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" { } { } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1482368875673 ""}
-{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." { } { } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1482368875704 ""}
-{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} } { } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} } { } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz " { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" { } { } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} } { } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1482368879713 ""} } { } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1482368879713 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lights.sdc " "Synopsys Design Constraints File file not found: 'lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." { } { } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1482368879797 ""}
-{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { } { } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482368879828 "|lights|CLOCK_50"}
-{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" { } { } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1482368879929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" { } { } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1482368879929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" { } { } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1482368879929 ""} } { } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1482368879929 ""}
-{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" { } { } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1482368879929 ""}
-{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" " Period Clock Name " " Period Clock Name" { } { } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" { } { } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" { } { } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482368879929 ""} } { } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1482368879929 ""}
-{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" { } { } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} } { { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 11962 9224 9983 0} } } } } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482368880414 ""}
-{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" { } { } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 4019 9224 9983 0} } } } } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482368880414 ""}
-{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" { } { } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_system:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0" { } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 4470 9224 9983 0} } } } } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_nios2_processor:nios2_processor\|W_rf_wren " "Destination node nios_system:NiosII\|nios_system_nios2_processor:nios2_processor\|W_rf_wren" { } { { "db/ip/nios_system/submodules/nios_system_nios2_processor.v" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/nios_system_nios2_processor.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_nios2_processor:nios2_processor|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 3289 9224 9983 0} } } } } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_nios2_processor:nios2_processor\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node nios_system:NiosII\|nios_system_nios2_processor:nios2_processor\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" { } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 5950 9224 9983 0} } } } } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} } { } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482368880414 ""} } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 905 9224 9983 0} } } } } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482368880414 ""}
-{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0 " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" { } { } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482368880414 ""} } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/db/ip/nios_system/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 5706 9224 9983 0} } } } } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482368880414 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" { } { } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1482368882447 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" { } { } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482368882492 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" { } { } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482368882493 ""}
-{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" { } { } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482368882547 ""}
-{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" { } { } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482368882613 ""}
-{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" { } { } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1482368882635 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" { } { } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1482368882636 ""}
-{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" { } { } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1482368882651 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1482368882819 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" { } { } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1482368882837 ""} } { } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1482368882837 ""}
-{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK2_50 " "Ignored I/O standard assignment to node \"CLOCK2_50\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK3_50 " "Ignored I/O standard assignment to node \"CLOCK3_50\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[0\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[10\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[11\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[1\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[2\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[3\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[4\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[5\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[6\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[7\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[8\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[9\] " "Ignored I/O standard assignment to node \"DRAM_ADDR\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[0\] " "Ignored I/O standard assignment to node \"DRAM_BA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[1\] " "Ignored I/O standard assignment to node \"DRAM_BA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CAS_N " "Ignored I/O standard assignment to node \"DRAM_CAS_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CKE " "Ignored I/O standard assignment to node \"DRAM_CKE\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CLK " "Ignored I/O standard assignment to node \"DRAM_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CS_N " "Ignored I/O standard assignment to node \"DRAM_CS_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[0\] " "Ignored I/O standard assignment to node \"DRAM_DQM\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[1\] " "Ignored I/O standard assignment to node \"DRAM_DQM\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[2\] " "Ignored I/O standard assignment to node \"DRAM_DQM\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[3\] " "Ignored I/O standard assignment to node \"DRAM_DQM\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[0\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[10\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[11\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[12\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[13\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[14\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[15\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[16\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[17\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[17\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[18\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[18\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[19\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[19\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[1\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[20\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[20\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[21\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[21\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[22\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[22\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[23\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[23\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[24\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[24\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[25\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[25\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[26\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[26\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[27\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[27\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[28\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[28\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[29\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[29\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[2\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[30\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[30\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[31\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[31\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[3\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[4\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[5\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[6\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[7\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[8\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[9\] " "Ignored I/O standard assignment to node \"DRAM_DQ\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_RAS_N " "Ignored I/O standard assignment to node \"DRAM_RAS_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_WE_N " "Ignored I/O standard assignment to node \"DRAM_WE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_GTX_CLK " "Ignored I/O standard assignment to node \"ENET0_GTX_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_INT_N " "Ignored I/O standard assignment to node \"ENET0_INT_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_LINK100 " "Ignored I/O standard assignment to node \"ENET0_LINK100\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDC " "Ignored I/O standard assignment to node \"ENET0_MDC\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDIO " "Ignored I/O standard assignment to node \"ENET0_MDIO\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RST_N " "Ignored I/O standard assignment to node \"ENET0_RST_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CLK " "Ignored I/O standard assignment to node \"ENET0_RX_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_COL " "Ignored I/O standard assignment to node \"ENET0_RX_COL\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CRS " "Ignored I/O standard assignment to node \"ENET0_RX_CRS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET0_RX_DATA\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DV " "Ignored I/O standard assignment to node \"ENET0_RX_DV\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_ER " "Ignored I/O standard assignment to node \"ENET0_RX_ER\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_CLK " "Ignored I/O standard assignment to node \"ENET0_TX_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET0_TX_DATA\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_EN " "Ignored I/O standard assignment to node \"ENET0_TX_EN\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_ER " "Ignored I/O standard assignment to node \"ENET0_TX_ER\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Ignored I/O standard assignment to node \"ENET1_INT_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Ignored I/O standard assignment to node \"ENET1_LINK100\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Ignored I/O standard assignment to node \"ENET1_MDC\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Ignored I/O standard assignment to node \"ENET1_MDIO\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Ignored I/O standard assignment to node \"ENET1_RST_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Ignored I/O standard assignment to node \"ENET1_RX_COL\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Ignored I/O standard assignment to node \"ENET1_RX_DV\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Ignored I/O standard assignment to node \"ENET1_RX_ER\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Ignored I/O standard assignment to node \"ENET1_TX_EN\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Ignored I/O standard assignment to node \"ENET1_TX_ER\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Ignored I/O standard assignment to node \"ENETCLK_25\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[0\] " "Ignored I/O standard assignment to node \"EX_IO\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[1\] " "Ignored I/O standard assignment to node \"EX_IO\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[2\] " "Ignored I/O standard assignment to node \"EX_IO\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[3\] " "Ignored I/O standard assignment to node \"EX_IO\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[4\] " "Ignored I/O standard assignment to node \"EX_IO\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[5\] " "Ignored I/O standard assignment to node \"EX_IO\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[6\] " "Ignored I/O standard assignment to node \"EX_IO\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Ignored I/O standard assignment to node \"FL_CE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Ignored I/O standard assignment to node \"FL_OE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Ignored I/O standard assignment to node \"FL_RST_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Ignored I/O standard assignment to node \"FL_RY\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Ignored I/O standard assignment to node \"FL_WE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Ignored I/O standard assignment to node \"FL_WP_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Ignored I/O standard assignment to node \"GPIO\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Ignored I/O standard assignment to node \"GPIO\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Ignored I/O standard assignment to node \"GPIO\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Ignored I/O standard assignment to node \"GPIO\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Ignored I/O standard assignment to node \"GPIO\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Ignored I/O standard assignment to node \"GPIO\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Ignored I/O standard assignment to node \"GPIO\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Ignored I/O standard assignment to node \"GPIO\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Ignored I/O standard assignment to node \"GPIO\[17\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Ignored I/O standard assignment to node \"GPIO\[18\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Ignored I/O standard assignment to node \"GPIO\[19\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Ignored I/O standard assignment to node \"GPIO\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Ignored I/O standard assignment to node \"GPIO\[20\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Ignored I/O standard assignment to node \"GPIO\[21\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Ignored I/O standard assignment to node \"GPIO\[22\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Ignored I/O standard assignment to node \"GPIO\[23\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Ignored I/O standard assignment to node \"GPIO\[24\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Ignored I/O standard assignment to node \"GPIO\[25\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Ignored I/O standard assignment to node \"GPIO\[26\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Ignored I/O standard assignment to node \"GPIO\[27\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Ignored I/O standard assignment to node \"GPIO\[28\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Ignored I/O standard assignment to node \"GPIO\[29\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Ignored I/O standard assignment to node \"GPIO\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Ignored I/O standard assignment to node \"GPIO\[30\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Ignored I/O standard assignment to node \"GPIO\[31\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Ignored I/O standard assignment to node \"GPIO\[32\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Ignored I/O standard assignment to node \"GPIO\[33\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Ignored I/O standard assignment to node \"GPIO\[34\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Ignored I/O standard assignment to node \"GPIO\[35\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Ignored I/O standard assignment to node \"GPIO\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Ignored I/O standard assignment to node \"GPIO\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Ignored I/O standard assignment to node \"GPIO\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Ignored I/O standard assignment to node \"GPIO\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Ignored I/O standard assignment to node \"GPIO\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Ignored I/O standard assignment to node \"GPIO\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Ignored I/O standard assignment to node \"GPIO\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Ignored I/O standard assignment to node \"IRDA_RXD\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Ignored I/O standard assignment to node \"LEDG\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Ignored I/O standard assignment to node \"OTG_CS_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Ignored I/O standard assignment to node \"OTG_FSPEED\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Ignored I/O standard assignment to node \"OTG_LSPEED\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Ignored I/O standard assignment to node \"OTG_RD_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Ignored I/O standard assignment to node \"OTG_RST_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Ignored I/O standard assignment to node \"OTG_WR_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK2 " "Ignored I/O standard assignment to node \"PS2_CLK2\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT2 " "Ignored I/O standard assignment to node \"PS2_DAT2\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Ignored I/O standard assignment to node \"SD_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Ignored I/O standard assignment to node \"SD_CMD\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Ignored I/O standard assignment to node \"SD_WP_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Ignored I/O standard assignment to node \"SMA_CLKIN\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Ignored I/O standard assignment to node \"SMA_CLKOUT\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[0\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[10\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[11\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[12\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[13\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[14\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[15\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[16\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[16\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[17\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[17\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[18\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[18\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[19\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[19\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[1\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[2\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[3\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[4\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[5\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[6\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[7\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[8\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[9\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_CE_N " "Ignored I/O standard assignment to node \"SRAM_CE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[0\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[10\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[10\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[11\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[11\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[12\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[12\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[13\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[13\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[14\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[14\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[15\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[15\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[1\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[2\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[3\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[4\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[5\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[6\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[7\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[8\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[8\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[9\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[9\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_LB_N " "Ignored I/O standard assignment to node \"SRAM_LB_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_OE_N " "Ignored I/O standard assignment to node \"SRAM_OE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_UB_N " "Ignored I/O standard assignment to node \"SRAM_UB_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_WE_N " "Ignored I/O standard assignment to node \"SRAM_WE_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_CLK27 " "Ignored I/O standard assignment to node \"TD_CLK27\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[0\] " "Ignored I/O standard assignment to node \"TD_DATA\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[1\] " "Ignored I/O standard assignment to node \"TD_DATA\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[2\] " "Ignored I/O standard assignment to node \"TD_DATA\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[3\] " "Ignored I/O standard assignment to node \"TD_DATA\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[4\] " "Ignored I/O standard assignment to node \"TD_DATA\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[5\] " "Ignored I/O standard assignment to node \"TD_DATA\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[6\] " "Ignored I/O standard assignment to node \"TD_DATA\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[7\] " "Ignored I/O standard assignment to node \"TD_DATA\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Ignored I/O standard assignment to node \"TD_HS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_RESET_N " "Ignored I/O standard assignment to node \"TD_RESET_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Ignored I/O standard assignment to node \"TD_VS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Ignored I/O standard assignment to node \"UART_CTS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Ignored I/O standard assignment to node \"UART_RTS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Ignored I/O standard assignment to node \"VGA_BLANK_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[4\] " "Ignored I/O standard assignment to node \"VGA_B\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[5\] " "Ignored I/O standard assignment to node \"VGA_B\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[6\] " "Ignored I/O standard assignment to node \"VGA_B\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[7\] " "Ignored I/O standard assignment to node \"VGA_B\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_CLK " "Ignored I/O standard assignment to node \"VGA_CLK\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[4\] " "Ignored I/O standard assignment to node \"VGA_G\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[5\] " "Ignored I/O standard assignment to node \"VGA_G\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[6\] " "Ignored I/O standard assignment to node \"VGA_G\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[7\] " "Ignored I/O standard assignment to node \"VGA_G\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[4\] " "Ignored I/O standard assignment to node \"VGA_R\[4\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[5\] " "Ignored I/O standard assignment to node \"VGA_R\[5\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[6\] " "Ignored I/O standard assignment to node \"VGA_R\[6\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[7\] " "Ignored I/O standard assignment to node \"VGA_R\[7\]\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Ignored I/O standard assignment to node \"VGA_SYNC_N\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482368883390 ""} } { } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1482368883390 ""}
-{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" { } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482368883435 ""} } { } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1482368883435 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" { } { } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482368883485 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" { } { } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1482368892897 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" { } { } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482368894400 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" { } { } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1482368894431 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" { } { } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1482368896380 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" { } { } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482368896380 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" { } { } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1482368897502 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" { } { { "loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 } } } } } } } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1482368903174 ""} } { } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1482368903174 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" { } { } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482368904176 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" { } { } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1482368904176 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" { } { } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1482368904176 ""} } { } 0 170199 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1482368904176 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." { } { } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1482368904345 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482368904430 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482368905498 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" { } { } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482368905576 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" { } { } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482368906647 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" { } { } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482368907900 ""}
-{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." { } { } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1482368909597 ""}
-{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[0\] 3.3-V LVTTL L3 " "Pin LCD_data\[0\] uses I/O standard 3.3-V LVTTL at L3" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[0\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 352 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[1\] 3.3-V LVTTL L1 " "Pin LCD_data\[1\] uses I/O standard 3.3-V LVTTL at L1" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[1\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 353 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[2\] 3.3-V LVTTL L2 " "Pin LCD_data\[2\] uses I/O standard 3.3-V LVTTL at L2" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[2\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 354 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[3\] 3.3-V LVTTL K7 " "Pin LCD_data\[3\] uses I/O standard 3.3-V LVTTL at K7" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[3\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 355 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[4\] 3.3-V LVTTL K1 " "Pin LCD_data\[4\] uses I/O standard 3.3-V LVTTL at K1" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[4\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 356 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[5\] 3.3-V LVTTL K2 " "Pin LCD_data\[5\] uses I/O standard 3.3-V LVTTL at K2" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[5\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 357 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[6\] 3.3-V LVTTL M3 " "Pin LCD_data\[6\] uses I/O standard 3.3-V LVTTL at M3" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[6\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 358 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_data\[7\] 3.3-V LVTTL M5 " "Pin LCD_data\[7\] uses I/O standard 3.3-V LVTTL at M5" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_data[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_data\[7\]" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 359 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" { } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lights.vhd" "" { Text "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/lights.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/" { { 0 { 0 ""} 0 360 9224 9983 0} } } } } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1482368909634 ""} } { } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1482368909634 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/takayun/Documents/DE2-115/qsys_tutorial/output_files/lights.fit.smsg " "Generated suppressed messages file C:/Users/takayun/Documents/DE2-115/qsys_tutorial/output_files/lights.fit.smsg" { } { } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1482368910689 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 827 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 827 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482368913407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 10:08:33 2016 " "Processing ended: Thu Dec 22 10:08:33 2016" { } { } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482368913407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482368913407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482368913407 ""} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482368913407 ""}
diff --git a/db/lights.hier_info b/db/lights.hier_info
deleted file mode 100644
index 2695faa..0000000
--- a/db/lights.hier_info
+++ /dev/null
@@ -1,68868 +0,0 @@
-|lights
-CLOCK_50 => nios_system:NiosII.clk_clk
-KEY[0] => nios_system:NiosII.reset_reset_n
-KEY[1] => nios_system:NiosII.push_switches_export[0]
-KEY[2] => nios_system:NiosII.push_switches_export[1]
-KEY[3] => nios_system:NiosII.push_switches_export[2]
-SW[0] => nios_system:NiosII.switches_export[0]
-SW[1] => nios_system:NiosII.switches_export[1]
-SW[2] => nios_system:NiosII.switches_export[2]
-SW[3] => nios_system:NiosII.switches_export[3]
-SW[4] => nios_system:NiosII.switches_export[4]
-SW[5] => nios_system:NiosII.switches_export[5]
-SW[6] => nios_system:NiosII.switches_export[6]
-SW[7] => nios_system:NiosII.switches_export[7]
-SW[8] => nios_system:NiosII.switches_export[8]
-SW[9] => nios_system:NiosII.switches_export[9]
-SW[10] => nios_system:NiosII.switches_export[10]
-SW[11] => nios_system:NiosII.switches_export[11]
-SW[12] => nios_system:NiosII.switches_export[12]
-SW[13] => nios_system:NiosII.switches_export[13]
-SW[14] => nios_system:NiosII.switches_export[14]
-SW[15] => nios_system:NiosII.switches_export[15]
-SW[16] => nios_system:NiosII.switches_export[16]
-SW[17] => nios_system:NiosII.switches_export[17]
-LEDG[0] <= nios_system:NiosII.leds_export[0]
-LEDG[1] <= nios_system:NiosII.leds_export[1]
-LEDG[2] <= nios_system:NiosII.leds_export[2]
-LEDG[3] <= nios_system:NiosII.leds_export[3]
-LEDG[4] <= nios_system:NiosII.leds_export[4]
-LEDG[5] <= nios_system:NiosII.leds_export[5]
-LEDG[6] <= nios_system:NiosII.leds_export[6]
-LEDG[7] <= nios_system:NiosII.leds_export[7]
-LEDR[0] <= nios_system:NiosII.ledrs_export[0]
-LEDR[1] <= nios_system:NiosII.ledrs_export[1]
-LEDR[2] <= nios_system:NiosII.ledrs_export[2]
-LEDR[3] <= nios_system:NiosII.ledrs_export[3]
-LEDR[4] <= nios_system:NiosII.ledrs_export[4]
-LEDR[5] <= nios_system:NiosII.ledrs_export[5]
-LEDR[6] <= nios_system:NiosII.ledrs_export[6]
-LEDR[7] <= nios_system:NiosII.ledrs_export[7]
-LEDR[8] <= nios_system:NiosII.ledrs_export[8]
-LEDR[9] <= nios_system:NiosII.ledrs_export[9]
-LEDR[10] <= nios_system:NiosII.ledrs_export[10]
-LEDR[11] <= nios_system:NiosII.ledrs_export[11]
-LEDR[12] <= nios_system:NiosII.ledrs_export[12]
-LEDR[13] <= nios_system:NiosII.ledrs_export[13]
-LEDR[14] <= nios_system:NiosII.ledrs_export[14]
-LEDR[15] <= nios_system:NiosII.ledrs_export[15]
-LEDR[16] <= nios_system:NiosII.ledrs_export[16]
-LEDR[17] <= nios_system:NiosII.ledrs_export[17]
-HEX0[0] <= nios_system:NiosII.hex0_export[0]
-HEX0[1] <= nios_system:NiosII.hex0_export[1]
-HEX0[2] <= nios_system:NiosII.hex0_export[2]
-HEX0[3] <= nios_system:NiosII.hex0_export[3]
-HEX0[4] <= nios_system:NiosII.hex0_export[4]
-HEX0[5] <= nios_system:NiosII.hex0_export[5]
-HEX0[6] <= nios_system:NiosII.hex0_export[6]
-HEX1[0] <= nios_system:NiosII.hex1_export[0]
-HEX1[1] <= nios_system:NiosII.hex1_export[1]
-HEX1[2] <= nios_system:NiosII.hex1_export[2]
-HEX1[3] <= nios_system:NiosII.hex1_export[3]
-HEX1[4] <= nios_system:NiosII.hex1_export[4]
-HEX1[5] <= nios_system:NiosII.hex1_export[5]
-HEX1[6] <= nios_system:NiosII.hex1_export[6]
-HEX2[0] <= nios_system:NiosII.hex2_export[0]
-HEX2[1] <= nios_system:NiosII.hex2_export[1]
-HEX2[2] <= nios_system:NiosII.hex2_export[2]
-HEX2[3] <= nios_system:NiosII.hex2_export[3]
-HEX2[4] <= nios_system:NiosII.hex2_export[4]
-HEX2[5] <= nios_system:NiosII.hex2_export[5]
-HEX2[6] <= nios_system:NiosII.hex2_export[6]
-HEX3[0] <= nios_system:NiosII.hex3_export[0]
-HEX3[1] <= nios_system:NiosII.hex3_export[1]
-HEX3[2] <= nios_system:NiosII.hex3_export[2]
-HEX3[3] <= nios_system:NiosII.hex3_export[3]
-HEX3[4] <= nios_system:NiosII.hex3_export[4]
-HEX3[5] <= nios_system:NiosII.hex3_export[5]
-HEX3[6] <= nios_system:NiosII.hex3_export[6]
-HEX4[0] <= nios_system:NiosII.hex4_export[0]
-HEX4[1] <= nios_system:NiosII.hex4_export[1]
-HEX4[2] <= nios_system:NiosII.hex4_export[2]
-HEX4[3] <= nios_system:NiosII.hex4_export[3]
-HEX4[4] <= nios_system:NiosII.hex4_export[4]
-HEX4[5] <= nios_system:NiosII.hex4_export[5]
-HEX4[6] <= nios_system:NiosII.hex4_export[6]
-HEX5[0] <= nios_system:NiosII.hex5_export[0]
-HEX5[1] <= nios_system:NiosII.hex5_export[1]
-HEX5[2] <= nios_system:NiosII.hex5_export[2]
-HEX5[3] <= nios_system:NiosII.hex5_export[3]
-HEX5[4] <= nios_system:NiosII.hex5_export[4]
-HEX5[5] <= nios_system:NiosII.hex5_export[5]
-HEX5[6] <= nios_system:NiosII.hex5_export[6]
-HEX6[0] <= nios_system:NiosII.hex6_export[0]
-HEX6[1] <= nios_system:NiosII.hex6_export[1]
-HEX6[2] <= nios_system:NiosII.hex6_export[2]
-HEX6[3] <= nios_system:NiosII.hex6_export[3]
-HEX6[4] <= nios_system:NiosII.hex6_export[4]
-HEX6[5] <= nios_system:NiosII.hex6_export[5]
-HEX6[6] <= nios_system:NiosII.hex6_export[6]
-HEX7[0] <= nios_system:NiosII.hex7_export[0]
-HEX7[1] <= nios_system:NiosII.hex7_export[1]
-HEX7[2] <= nios_system:NiosII.hex7_export[2]
-HEX7[3] <= nios_system:NiosII.hex7_export[3]
-HEX7[4] <= nios_system:NiosII.hex7_export[4]
-HEX7[5] <= nios_system:NiosII.hex7_export[5]
-HEX7[6] <= nios_system:NiosII.hex7_export[6]
-LCD_RS <= nios_system:NiosII.lcd_16207_0_RS
-LCD_RW <= nios_system:NiosII.lcd_16207_0_RW
-LCD_data[0] <= nios_system:NiosII.lcd_16207_0_data[0]
-LCD_data[1] <= nios_system:NiosII.lcd_16207_0_data[1]
-LCD_data[2] <= nios_system:NiosII.lcd_16207_0_data[2]
-LCD_data[3] <= nios_system:NiosII.lcd_16207_0_data[3]
-LCD_data[4] <= nios_system:NiosII.lcd_16207_0_data[4]
-LCD_data[5] <= nios_system:NiosII.lcd_16207_0_data[5]
-LCD_data[6] <= nios_system:NiosII.lcd_16207_0_data[6]
-LCD_data[7] <= nios_system:NiosII.lcd_16207_0_data[7]
-LCD_EN <= nios_system:NiosII.lcd_16207_0_E
-LCD_ON <= nios_system:NiosII.lcd_on_export
-LCD_BLON <= nios_system:NiosII.lcd_blon_export
-
-
-|lights|nios_system:NiosII
-clk_clk => clk_clk.IN122
-leds_export[0] <= nios_system_LEDs:leds.out_port
-leds_export[1] <= nios_system_LEDs:leds.out_port
-leds_export[2] <= nios_system_LEDs:leds.out_port
-leds_export[3] <= nios_system_LEDs:leds.out_port
-leds_export[4] <= nios_system_LEDs:leds.out_port
-leds_export[5] <= nios_system_LEDs:leds.out_port
-leds_export[6] <= nios_system_LEDs:leds.out_port
-leds_export[7] <= nios_system_LEDs:leds.out_port
-reset_reset_n => _.IN1
-ledrs_export[0] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[1] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[2] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[3] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[4] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[5] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[6] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[7] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[8] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[9] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[10] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[11] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[12] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[13] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[14] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[15] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[16] <= nios_system_LEDRs:ledrs.out_port
-ledrs_export[17] <= nios_system_LEDRs:ledrs.out_port
-switches_export[0] => switches_export[0].IN1
-switches_export[1] => switches_export[1].IN1
-switches_export[2] => switches_export[2].IN1
-switches_export[3] => switches_export[3].IN1
-switches_export[4] => switches_export[4].IN1
-switches_export[5] => switches_export[5].IN1
-switches_export[6] => switches_export[6].IN1
-switches_export[7] => switches_export[7].IN1
-switches_export[8] => switches_export[8].IN1
-switches_export[9] => switches_export[9].IN1
-switches_export[10] => switches_export[10].IN1
-switches_export[11] => switches_export[11].IN1
-switches_export[12] => switches_export[12].IN1
-switches_export[13] => switches_export[13].IN1
-switches_export[14] => switches_export[14].IN1
-switches_export[15] => switches_export[15].IN1
-switches_export[16] => switches_export[16].IN1
-switches_export[17] => switches_export[17].IN1
-push_switches_export[0] => push_switches_export[0].IN1
-push_switches_export[1] => push_switches_export[1].IN1
-push_switches_export[2] => push_switches_export[2].IN1
-hex0_export[0] <= nios_system_hex0:hex0.out_port
-hex0_export[1] <= nios_system_hex0:hex0.out_port
-hex0_export[2] <= nios_system_hex0:hex0.out_port
-hex0_export[3] <= nios_system_hex0:hex0.out_port
-hex0_export[4] <= nios_system_hex0:hex0.out_port
-hex0_export[5] <= nios_system_hex0:hex0.out_port
-hex0_export[6] <= nios_system_hex0:hex0.out_port
-hex1_export[0] <= nios_system_hex0:hex1.out_port
-hex1_export[1] <= nios_system_hex0:hex1.out_port
-hex1_export[2] <= nios_system_hex0:hex1.out_port
-hex1_export[3] <= nios_system_hex0:hex1.out_port
-hex1_export[4] <= nios_system_hex0:hex1.out_port
-hex1_export[5] <= nios_system_hex0:hex1.out_port
-hex1_export[6] <= nios_system_hex0:hex1.out_port
-hex2_export[0] <= nios_system_hex0:hex2.out_port
-hex2_export[1] <= nios_system_hex0:hex2.out_port
-hex2_export[2] <= nios_system_hex0:hex2.out_port
-hex2_export[3] <= nios_system_hex0:hex2.out_port
-hex2_export[4] <= nios_system_hex0:hex2.out_port
-hex2_export[5] <= nios_system_hex0:hex2.out_port
-hex2_export[6] <= nios_system_hex0:hex2.out_port
-hex3_export[0] <= nios_system_hex0:hex3.out_port
-hex3_export[1] <= nios_system_hex0:hex3.out_port
-hex3_export[2] <= nios_system_hex0:hex3.out_port
-hex3_export[3] <= nios_system_hex0:hex3.out_port
-hex3_export[4] <= nios_system_hex0:hex3.out_port
-hex3_export[5] <= nios_system_hex0:hex3.out_port
-hex3_export[6] <= nios_system_hex0:hex3.out_port
-hex4_export[0] <= nios_system_hex0:hex4.out_port
-hex4_export[1] <= nios_system_hex0:hex4.out_port
-hex4_export[2] <= nios_system_hex0:hex4.out_port
-hex4_export[3] <= nios_system_hex0:hex4.out_port
-hex4_export[4] <= nios_system_hex0:hex4.out_port
-hex4_export[5] <= nios_system_hex0:hex4.out_port
-hex4_export[6] <= nios_system_hex0:hex4.out_port
-hex5_export[0] <= nios_system_hex0:hex5.out_port
-hex5_export[1] <= nios_system_hex0:hex5.out_port
-hex5_export[2] <= nios_system_hex0:hex5.out_port
-hex5_export[3] <= nios_system_hex0:hex5.out_port
-hex5_export[4] <= nios_system_hex0:hex5.out_port
-hex5_export[5] <= nios_system_hex0:hex5.out_port
-hex5_export[6] <= nios_system_hex0:hex5.out_port
-hex6_export[0] <= nios_system_hex0:hex6.out_port
-hex6_export[1] <= nios_system_hex0:hex6.out_port
-hex6_export[2] <= nios_system_hex0:hex6.out_port
-hex6_export[3] <= nios_system_hex0:hex6.out_port
-hex6_export[4] <= nios_system_hex0:hex6.out_port
-hex6_export[5] <= nios_system_hex0:hex6.out_port
-hex6_export[6] <= nios_system_hex0:hex6.out_port
-hex7_export[0] <= nios_system_hex0:hex7.out_port
-hex7_export[1] <= nios_system_hex0:hex7.out_port
-hex7_export[2] <= nios_system_hex0:hex7.out_port
-hex7_export[3] <= nios_system_hex0:hex7.out_port
-hex7_export[4] <= nios_system_hex0:hex7.out_port
-hex7_export[5] <= nios_system_hex0:hex7.out_port
-hex7_export[6] <= nios_system_hex0:hex7.out_port
-lcd_16207_0_RS <= nios_system_lcd_16207_0:lcd_16207_0.LCD_RS
-lcd_16207_0_RW <= nios_system_lcd_16207_0:lcd_16207_0.LCD_RW
-lcd_16207_0_data[0] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[1] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[2] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[3] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[4] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[5] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[6] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_data[7] <> nios_system_lcd_16207_0:lcd_16207_0.LCD_data
-lcd_16207_0_E <= nios_system_lcd_16207_0:lcd_16207_0.LCD_E
-lcd_on_export <= nios_system_lcd_on:lcd_on.out_port
-lcd_blon_export <= nios_system_lcd_on:lcd_blon.out_port
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor
-clk => clk.IN4
-d_irq[0] => ~NO_FANOUT~
-d_irq[1] => ~NO_FANOUT~
-d_irq[2] => ~NO_FANOUT~
-d_irq[3] => ~NO_FANOUT~
-d_irq[4] => ~NO_FANOUT~
-d_irq[5] => W_ipending_reg_nxt.IN1
-d_irq[6] => ~NO_FANOUT~
-d_irq[7] => ~NO_FANOUT~
-d_irq[8] => ~NO_FANOUT~
-d_irq[9] => ~NO_FANOUT~
-d_irq[10] => ~NO_FANOUT~
-d_irq[11] => ~NO_FANOUT~
-d_irq[12] => ~NO_FANOUT~
-d_irq[13] => ~NO_FANOUT~
-d_irq[14] => ~NO_FANOUT~
-d_irq[15] => ~NO_FANOUT~
-d_irq[16] => ~NO_FANOUT~
-d_irq[17] => ~NO_FANOUT~
-d_irq[18] => ~NO_FANOUT~
-d_irq[19] => ~NO_FANOUT~
-d_irq[20] => ~NO_FANOUT~
-d_irq[21] => ~NO_FANOUT~
-d_irq[22] => ~NO_FANOUT~
-d_irq[23] => ~NO_FANOUT~
-d_irq[24] => ~NO_FANOUT~
-d_irq[25] => ~NO_FANOUT~
-d_irq[26] => ~NO_FANOUT~
-d_irq[27] => ~NO_FANOUT~
-d_irq[28] => ~NO_FANOUT~
-d_irq[29] => ~NO_FANOUT~
-d_irq[30] => ~NO_FANOUT~
-d_irq[31] => ~NO_FANOUT~
-d_readdata[0] => av_ld_byte0_data_nxt.DATAA
-d_readdata[1] => av_ld_byte0_data_nxt.DATAA
-d_readdata[2] => av_ld_byte0_data_nxt.DATAA
-d_readdata[3] => av_ld_byte0_data_nxt.DATAA
-d_readdata[4] => av_ld_byte0_data_nxt.DATAA
-d_readdata[5] => av_ld_byte0_data_nxt.DATAA
-d_readdata[6] => av_ld_byte0_data_nxt.DATAA
-d_readdata[7] => av_ld_byte0_data_nxt.DATAA
-d_readdata[8] => av_ld_byte1_data_nxt.DATAA
-d_readdata[9] => av_ld_byte1_data_nxt.DATAA
-d_readdata[10] => av_ld_byte1_data_nxt.DATAA
-d_readdata[11] => av_ld_byte1_data_nxt.DATAA
-d_readdata[12] => av_ld_byte1_data_nxt.DATAA
-d_readdata[13] => av_ld_byte1_data_nxt.DATAA
-d_readdata[14] => av_ld_byte1_data_nxt.DATAA
-d_readdata[15] => av_ld_byte1_data_nxt.DATAA
-d_readdata[16] => av_ld_byte2_data_nxt.DATAA
-d_readdata[17] => av_ld_byte2_data_nxt.DATAA
-d_readdata[18] => av_ld_byte2_data_nxt.DATAA
-d_readdata[19] => av_ld_byte2_data_nxt.DATAA
-d_readdata[20] => av_ld_byte2_data_nxt.DATAA
-d_readdata[21] => av_ld_byte2_data_nxt.DATAA
-d_readdata[22] => av_ld_byte2_data_nxt.DATAA
-d_readdata[23] => av_ld_byte2_data_nxt.DATAA
-d_readdata[24] => av_ld_byte3_data_nxt.DATAA
-d_readdata[25] => av_ld_byte3_data_nxt.DATAA
-d_readdata[26] => av_ld_byte3_data_nxt.DATAA
-d_readdata[27] => av_ld_byte3_data_nxt.DATAA
-d_readdata[28] => av_ld_byte3_data_nxt.DATAA
-d_readdata[29] => av_ld_byte3_data_nxt.DATAA
-d_readdata[30] => av_ld_byte3_data_nxt.DATAA
-d_readdata[31] => av_ld_byte3_data_nxt.DATAA
-d_waitrequest => d_waitrequest.IN1
-i_readdata[0] => i_readdata[0].IN1
-i_readdata[1] => i_readdata[1].IN1
-i_readdata[2] => i_readdata[2].IN1
-i_readdata[3] => i_readdata[3].IN1
-i_readdata[4] => i_readdata[4].IN1
-i_readdata[5] => i_readdata[5].IN1
-i_readdata[6] => i_readdata[6].IN1
-i_readdata[7] => i_readdata[7].IN1
-i_readdata[8] => i_readdata[8].IN1
-i_readdata[9] => i_readdata[9].IN1
-i_readdata[10] => i_readdata[10].IN1
-i_readdata[11] => i_readdata[11].IN1
-i_readdata[12] => i_readdata[12].IN1
-i_readdata[13] => i_readdata[13].IN1
-i_readdata[14] => i_readdata[14].IN1
-i_readdata[15] => i_readdata[15].IN1
-i_readdata[16] => i_readdata[16].IN1
-i_readdata[17] => i_readdata[17].IN1
-i_readdata[18] => i_readdata[18].IN1
-i_readdata[19] => i_readdata[19].IN1
-i_readdata[20] => i_readdata[20].IN1
-i_readdata[21] => i_readdata[21].IN1
-i_readdata[22] => i_readdata[22].IN1
-i_readdata[23] => i_readdata[23].IN1
-i_readdata[24] => i_readdata[24].IN1
-i_readdata[25] => i_readdata[25].IN1
-i_readdata[26] => i_readdata[26].IN1
-i_readdata[27] => i_readdata[27].IN1
-i_readdata[28] => i_readdata[28].IN1
-i_readdata[29] => i_readdata[29].IN1
-i_readdata[30] => i_readdata[30].IN1
-i_readdata[31] => i_readdata[31].IN1
-i_waitrequest => i_waitrequest.IN1
-jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
-jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
-jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
-jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
-jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
-jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
-jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
-jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
-jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
-jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
-jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
-jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
-jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
-jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
-jtag_debug_module_read => jtag_debug_module_read.IN1
-jtag_debug_module_write => jtag_debug_module_write.IN1
-jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
-jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
-jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
-jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
-jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
-jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
-jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
-jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
-jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
-jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
-jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
-jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
-jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
-jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
-jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
-jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
-jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
-jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
-jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
-jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
-jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
-jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
-jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
-jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
-jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
-jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
-jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
-jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
-jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
-jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
-jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
-jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
-reset_n => reset_n.IN2
-d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
-d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
-d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
-d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
-d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
-d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
-d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
-d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
-d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
-d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
-d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
-d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
-d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
-d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
-d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
-d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
-d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
-d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
-d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
-d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
-d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
-d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
-d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
-d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
-d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
-i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
-i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
-i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
-i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
-i_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
-i_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
-i_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
-i_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
-i_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
-i_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
-i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
-i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
-i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
-i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
-i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
-i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
-i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
-i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
-i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
-jtag_debug_module_debugaccess_to_roms <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.jtag_debug_module_debugaccess_to_roms
-jtag_debug_module_readdata[0] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[1] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[2] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[3] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[4] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[5] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[6] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[7] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[8] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[9] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[10] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[11] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[12] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[13] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[14] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[15] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[16] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[17] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[18] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[19] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[20] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[21] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[22] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[23] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[24] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[25] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[26] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[27] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[28] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[29] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[30] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_readdata[31] <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.readdata
-jtag_debug_module_resetrequest <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.resetrequest
-jtag_debug_module_waitrequest <= nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci.waitrequest
-no_ci_readra <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_test_bench:the_nios_system_nios2_processor_test_bench
-D_iw[0] => ~NO_FANOUT~
-D_iw[1] => ~NO_FANOUT~
-D_iw[2] => ~NO_FANOUT~
-D_iw[3] => ~NO_FANOUT~
-D_iw[4] => ~NO_FANOUT~
-D_iw[5] => ~NO_FANOUT~
-D_iw[6] => ~NO_FANOUT~
-D_iw[7] => ~NO_FANOUT~
-D_iw[8] => ~NO_FANOUT~
-D_iw[9] => ~NO_FANOUT~
-D_iw[10] => ~NO_FANOUT~
-D_iw[11] => ~NO_FANOUT~
-D_iw[12] => ~NO_FANOUT~
-D_iw[13] => ~NO_FANOUT~
-D_iw[14] => ~NO_FANOUT~
-D_iw[15] => ~NO_FANOUT~
-D_iw[16] => ~NO_FANOUT~
-D_iw[17] => ~NO_FANOUT~
-D_iw[18] => ~NO_FANOUT~
-D_iw[19] => ~NO_FANOUT~
-D_iw[20] => ~NO_FANOUT~
-D_iw[21] => ~NO_FANOUT~
-D_iw[22] => ~NO_FANOUT~
-D_iw[23] => ~NO_FANOUT~
-D_iw[24] => ~NO_FANOUT~
-D_iw[25] => ~NO_FANOUT~
-D_iw[26] => ~NO_FANOUT~
-D_iw[27] => ~NO_FANOUT~
-D_iw[28] => ~NO_FANOUT~
-D_iw[29] => ~NO_FANOUT~
-D_iw[30] => ~NO_FANOUT~
-D_iw[31] => ~NO_FANOUT~
-D_iw_op[0] => ~NO_FANOUT~
-D_iw_op[1] => ~NO_FANOUT~
-D_iw_op[2] => ~NO_FANOUT~
-D_iw_op[3] => ~NO_FANOUT~
-D_iw_op[4] => ~NO_FANOUT~
-D_iw_op[5] => ~NO_FANOUT~
-D_iw_opx[0] => ~NO_FANOUT~
-D_iw_opx[1] => ~NO_FANOUT~
-D_iw_opx[2] => ~NO_FANOUT~
-D_iw_opx[3] => ~NO_FANOUT~
-D_iw_opx[4] => ~NO_FANOUT~
-D_iw_opx[5] => ~NO_FANOUT~
-D_valid => ~NO_FANOUT~
-E_valid => ~NO_FANOUT~
-F_pcb[0] => ~NO_FANOUT~
-F_pcb[1] => ~NO_FANOUT~
-F_pcb[2] => ~NO_FANOUT~
-F_pcb[3] => ~NO_FANOUT~
-F_pcb[4] => ~NO_FANOUT~
-F_pcb[5] => ~NO_FANOUT~
-F_pcb[6] => ~NO_FANOUT~
-F_pcb[7] => ~NO_FANOUT~
-F_pcb[8] => ~NO_FANOUT~
-F_pcb[9] => ~NO_FANOUT~
-F_pcb[10] => ~NO_FANOUT~
-F_pcb[11] => ~NO_FANOUT~
-F_pcb[12] => ~NO_FANOUT~
-F_pcb[13] => ~NO_FANOUT~
-F_pcb[14] => ~NO_FANOUT~
-F_pcb[15] => ~NO_FANOUT~
-F_pcb[16] => ~NO_FANOUT~
-F_pcb[17] => ~NO_FANOUT~
-F_pcb[18] => ~NO_FANOUT~
-F_valid => ~NO_FANOUT~
-R_ctrl_ld => ~NO_FANOUT~
-R_ctrl_ld_non_io => ~NO_FANOUT~
-R_dst_regnum[0] => ~NO_FANOUT~
-R_dst_regnum[1] => ~NO_FANOUT~
-R_dst_regnum[2] => ~NO_FANOUT~
-R_dst_regnum[3] => ~NO_FANOUT~
-R_dst_regnum[4] => ~NO_FANOUT~
-R_wr_dst_reg => ~NO_FANOUT~
-W_valid => ~NO_FANOUT~
-W_vinst[0] => ~NO_FANOUT~
-W_vinst[1] => ~NO_FANOUT~
-W_vinst[2] => ~NO_FANOUT~
-W_vinst[3] => ~NO_FANOUT~
-W_vinst[4] => ~NO_FANOUT~
-W_vinst[5] => ~NO_FANOUT~
-W_vinst[6] => ~NO_FANOUT~
-W_vinst[7] => ~NO_FANOUT~
-W_vinst[8] => ~NO_FANOUT~
-W_vinst[9] => ~NO_FANOUT~
-W_vinst[10] => ~NO_FANOUT~
-W_vinst[11] => ~NO_FANOUT~
-W_vinst[12] => ~NO_FANOUT~
-W_vinst[13] => ~NO_FANOUT~
-W_vinst[14] => ~NO_FANOUT~
-W_vinst[15] => ~NO_FANOUT~
-W_vinst[16] => ~NO_FANOUT~
-W_vinst[17] => ~NO_FANOUT~
-W_vinst[18] => ~NO_FANOUT~
-W_vinst[19] => ~NO_FANOUT~
-W_vinst[20] => ~NO_FANOUT~
-W_vinst[21] => ~NO_FANOUT~
-W_vinst[22] => ~NO_FANOUT~
-W_vinst[23] => ~NO_FANOUT~
-W_vinst[24] => ~NO_FANOUT~
-W_vinst[25] => ~NO_FANOUT~
-W_vinst[26] => ~NO_FANOUT~
-W_vinst[27] => ~NO_FANOUT~
-W_vinst[28] => ~NO_FANOUT~
-W_vinst[29] => ~NO_FANOUT~
-W_vinst[30] => ~NO_FANOUT~
-W_vinst[31] => ~NO_FANOUT~
-W_vinst[32] => ~NO_FANOUT~
-W_vinst[33] => ~NO_FANOUT~
-W_vinst[34] => ~NO_FANOUT~
-W_vinst[35] => ~NO_FANOUT~
-W_vinst[36] => ~NO_FANOUT~
-W_vinst[37] => ~NO_FANOUT~
-W_vinst[38] => ~NO_FANOUT~
-W_vinst[39] => ~NO_FANOUT~
-W_vinst[40] => ~NO_FANOUT~
-W_vinst[41] => ~NO_FANOUT~
-W_vinst[42] => ~NO_FANOUT~
-W_vinst[43] => ~NO_FANOUT~
-W_vinst[44] => ~NO_FANOUT~
-W_vinst[45] => ~NO_FANOUT~
-W_vinst[46] => ~NO_FANOUT~
-W_vinst[47] => ~NO_FANOUT~
-W_vinst[48] => ~NO_FANOUT~
-W_vinst[49] => ~NO_FANOUT~
-W_vinst[50] => ~NO_FANOUT~
-W_vinst[51] => ~NO_FANOUT~
-W_vinst[52] => ~NO_FANOUT~
-W_vinst[53] => ~NO_FANOUT~
-W_vinst[54] => ~NO_FANOUT~
-W_vinst[55] => ~NO_FANOUT~
-W_wr_data[0] => ~NO_FANOUT~
-W_wr_data[1] => ~NO_FANOUT~
-W_wr_data[2] => ~NO_FANOUT~
-W_wr_data[3] => ~NO_FANOUT~
-W_wr_data[4] => ~NO_FANOUT~
-W_wr_data[5] => ~NO_FANOUT~
-W_wr_data[6] => ~NO_FANOUT~
-W_wr_data[7] => ~NO_FANOUT~
-W_wr_data[8] => ~NO_FANOUT~
-W_wr_data[9] => ~NO_FANOUT~
-W_wr_data[10] => ~NO_FANOUT~
-W_wr_data[11] => ~NO_FANOUT~
-W_wr_data[12] => ~NO_FANOUT~
-W_wr_data[13] => ~NO_FANOUT~
-W_wr_data[14] => ~NO_FANOUT~
-W_wr_data[15] => ~NO_FANOUT~
-W_wr_data[16] => ~NO_FANOUT~
-W_wr_data[17] => ~NO_FANOUT~
-W_wr_data[18] => ~NO_FANOUT~
-W_wr_data[19] => ~NO_FANOUT~
-W_wr_data[20] => ~NO_FANOUT~
-W_wr_data[21] => ~NO_FANOUT~
-W_wr_data[22] => ~NO_FANOUT~
-W_wr_data[23] => ~NO_FANOUT~
-W_wr_data[24] => ~NO_FANOUT~
-W_wr_data[25] => ~NO_FANOUT~
-W_wr_data[26] => ~NO_FANOUT~
-W_wr_data[27] => ~NO_FANOUT~
-W_wr_data[28] => ~NO_FANOUT~
-W_wr_data[29] => ~NO_FANOUT~
-W_wr_data[30] => ~NO_FANOUT~
-W_wr_data[31] => ~NO_FANOUT~
-av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
-av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
-av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
-av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
-av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
-av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
-av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
-av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
-av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
-av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
-av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
-av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
-av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
-av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
-av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
-av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
-av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
-av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
-av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
-av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
-av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
-av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
-av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
-av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
-av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
-av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
-av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
-av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
-av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
-av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
-av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
-av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
-clk => d_write~reg0.CLK
-d_address[0] => ~NO_FANOUT~
-d_address[1] => ~NO_FANOUT~
-d_address[2] => ~NO_FANOUT~
-d_address[3] => ~NO_FANOUT~
-d_address[4] => ~NO_FANOUT~
-d_address[5] => ~NO_FANOUT~
-d_address[6] => ~NO_FANOUT~
-d_address[7] => ~NO_FANOUT~
-d_address[8] => ~NO_FANOUT~
-d_address[9] => ~NO_FANOUT~
-d_address[10] => ~NO_FANOUT~
-d_address[11] => ~NO_FANOUT~
-d_address[12] => ~NO_FANOUT~
-d_address[13] => ~NO_FANOUT~
-d_address[14] => ~NO_FANOUT~
-d_address[15] => ~NO_FANOUT~
-d_address[16] => ~NO_FANOUT~
-d_address[17] => ~NO_FANOUT~
-d_address[18] => ~NO_FANOUT~
-d_byteenable[0] => ~NO_FANOUT~
-d_byteenable[1] => ~NO_FANOUT~
-d_byteenable[2] => ~NO_FANOUT~
-d_byteenable[3] => ~NO_FANOUT~
-d_read => ~NO_FANOUT~
-d_write_nxt => d_write~reg0.DATAIN
-i_address[0] => ~NO_FANOUT~
-i_address[1] => ~NO_FANOUT~
-i_address[2] => ~NO_FANOUT~
-i_address[3] => ~NO_FANOUT~
-i_address[4] => ~NO_FANOUT~
-i_address[5] => ~NO_FANOUT~
-i_address[6] => ~NO_FANOUT~
-i_address[7] => ~NO_FANOUT~
-i_address[8] => ~NO_FANOUT~
-i_address[9] => ~NO_FANOUT~
-i_address[10] => ~NO_FANOUT~
-i_address[11] => ~NO_FANOUT~
-i_address[12] => ~NO_FANOUT~
-i_address[13] => ~NO_FANOUT~
-i_address[14] => ~NO_FANOUT~
-i_address[15] => ~NO_FANOUT~
-i_address[16] => ~NO_FANOUT~
-i_address[17] => ~NO_FANOUT~
-i_address[18] => ~NO_FANOUT~
-i_read => ~NO_FANOUT~
-i_readdata[0] => ~NO_FANOUT~
-i_readdata[1] => ~NO_FANOUT~
-i_readdata[2] => ~NO_FANOUT~
-i_readdata[3] => ~NO_FANOUT~
-i_readdata[4] => ~NO_FANOUT~
-i_readdata[5] => ~NO_FANOUT~
-i_readdata[6] => ~NO_FANOUT~
-i_readdata[7] => ~NO_FANOUT~
-i_readdata[8] => ~NO_FANOUT~
-i_readdata[9] => ~NO_FANOUT~
-i_readdata[10] => ~NO_FANOUT~
-i_readdata[11] => ~NO_FANOUT~
-i_readdata[12] => ~NO_FANOUT~
-i_readdata[13] => ~NO_FANOUT~
-i_readdata[14] => ~NO_FANOUT~
-i_readdata[15] => ~NO_FANOUT~
-i_readdata[16] => ~NO_FANOUT~
-i_readdata[17] => ~NO_FANOUT~
-i_readdata[18] => ~NO_FANOUT~
-i_readdata[19] => ~NO_FANOUT~
-i_readdata[20] => ~NO_FANOUT~
-i_readdata[21] => ~NO_FANOUT~
-i_readdata[22] => ~NO_FANOUT~
-i_readdata[23] => ~NO_FANOUT~
-i_readdata[24] => ~NO_FANOUT~
-i_readdata[25] => ~NO_FANOUT~
-i_readdata[26] => ~NO_FANOUT~
-i_readdata[27] => ~NO_FANOUT~
-i_readdata[28] => ~NO_FANOUT~
-i_readdata[29] => ~NO_FANOUT~
-i_readdata[30] => ~NO_FANOUT~
-i_readdata[31] => ~NO_FANOUT~
-i_waitrequest => ~NO_FANOUT~
-reset_n => d_write~reg0.ACLR
-av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
-av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
-d_write <= d_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
-test_has_ended <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_register_bank_a_module:nios_system_nios2_processor_register_bank_a
-clock => clock.IN1
-data[0] => data[0].IN1
-data[1] => data[1].IN1
-data[2] => data[2].IN1
-data[3] => data[3].IN1
-data[4] => data[4].IN1
-data[5] => data[5].IN1
-data[6] => data[6].IN1
-data[7] => data[7].IN1
-data[8] => data[8].IN1
-data[9] => data[9].IN1
-data[10] => data[10].IN1
-data[11] => data[11].IN1
-data[12] => data[12].IN1
-data[13] => data[13].IN1
-data[14] => data[14].IN1
-data[15] => data[15].IN1
-data[16] => data[16].IN1
-data[17] => data[17].IN1
-data[18] => data[18].IN1
-data[19] => data[19].IN1
-data[20] => data[20].IN1
-data[21] => data[21].IN1
-data[22] => data[22].IN1
-data[23] => data[23].IN1
-data[24] => data[24].IN1
-data[25] => data[25].IN1
-data[26] => data[26].IN1
-data[27] => data[27].IN1
-data[28] => data[28].IN1
-data[29] => data[29].IN1
-data[30] => data[30].IN1
-data[31] => data[31].IN1
-rdaddress[0] => rdaddress[0].IN1
-rdaddress[1] => rdaddress[1].IN1
-rdaddress[2] => rdaddress[2].IN1
-rdaddress[3] => rdaddress[3].IN1
-rdaddress[4] => rdaddress[4].IN1
-wraddress[0] => wraddress[0].IN1
-wraddress[1] => wraddress[1].IN1
-wraddress[2] => wraddress[2].IN1
-wraddress[3] => wraddress[3].IN1
-wraddress[4] => wraddress[4].IN1
-wren => wren.IN1
-q[0] <= altsyncram:the_altsyncram.q_b
-q[1] <= altsyncram:the_altsyncram.q_b
-q[2] <= altsyncram:the_altsyncram.q_b
-q[3] <= altsyncram:the_altsyncram.q_b
-q[4] <= altsyncram:the_altsyncram.q_b
-q[5] <= altsyncram:the_altsyncram.q_b
-q[6] <= altsyncram:the_altsyncram.q_b
-q[7] <= altsyncram:the_altsyncram.q_b
-q[8] <= altsyncram:the_altsyncram.q_b
-q[9] <= altsyncram:the_altsyncram.q_b
-q[10] <= altsyncram:the_altsyncram.q_b
-q[11] <= altsyncram:the_altsyncram.q_b
-q[12] <= altsyncram:the_altsyncram.q_b
-q[13] <= altsyncram:the_altsyncram.q_b
-q[14] <= altsyncram:the_altsyncram.q_b
-q[15] <= altsyncram:the_altsyncram.q_b
-q[16] <= altsyncram:the_altsyncram.q_b
-q[17] <= altsyncram:the_altsyncram.q_b
-q[18] <= altsyncram:the_altsyncram.q_b
-q[19] <= altsyncram:the_altsyncram.q_b
-q[20] <= altsyncram:the_altsyncram.q_b
-q[21] <= altsyncram:the_altsyncram.q_b
-q[22] <= altsyncram:the_altsyncram.q_b
-q[23] <= altsyncram:the_altsyncram.q_b
-q[24] <= altsyncram:the_altsyncram.q_b
-q[25] <= altsyncram:the_altsyncram.q_b
-q[26] <= altsyncram:the_altsyncram.q_b
-q[27] <= altsyncram:the_altsyncram.q_b
-q[28] <= altsyncram:the_altsyncram.q_b
-q[29] <= altsyncram:the_altsyncram.q_b
-q[30] <= altsyncram:the_altsyncram.q_b
-q[31] <= altsyncram:the_altsyncram.q_b
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_register_bank_a_module:nios_system_nios2_processor_register_bank_a|altsyncram:the_altsyncram
-wren_a => altsyncram_0rh1:auto_generated.wren_a
-rden_a => ~NO_FANOUT~
-wren_b => ~NO_FANOUT~
-rden_b => ~NO_FANOUT~
-data_a[0] => altsyncram_0rh1:auto_generated.data_a[0]
-data_a[1] => altsyncram_0rh1:auto_generated.data_a[1]
-data_a[2] => altsyncram_0rh1:auto_generated.data_a[2]
-data_a[3] => altsyncram_0rh1:auto_generated.data_a[3]
-data_a[4] => altsyncram_0rh1:auto_generated.data_a[4]
-data_a[5] => altsyncram_0rh1:auto_generated.data_a[5]
-data_a[6] => altsyncram_0rh1:auto_generated.data_a[6]
-data_a[7] => altsyncram_0rh1:auto_generated.data_a[7]
-data_a[8] => altsyncram_0rh1:auto_generated.data_a[8]
-data_a[9] => altsyncram_0rh1:auto_generated.data_a[9]
-data_a[10] => altsyncram_0rh1:auto_generated.data_a[10]
-data_a[11] => altsyncram_0rh1:auto_generated.data_a[11]
-data_a[12] => altsyncram_0rh1:auto_generated.data_a[12]
-data_a[13] => altsyncram_0rh1:auto_generated.data_a[13]
-data_a[14] => altsyncram_0rh1:auto_generated.data_a[14]
-data_a[15] => altsyncram_0rh1:auto_generated.data_a[15]
-data_a[16] => altsyncram_0rh1:auto_generated.data_a[16]
-data_a[17] => altsyncram_0rh1:auto_generated.data_a[17]
-data_a[18] => altsyncram_0rh1:auto_generated.data_a[18]
-data_a[19] => altsyncram_0rh1:auto_generated.data_a[19]
-data_a[20] => altsyncram_0rh1:auto_generated.data_a[20]
-data_a[21] => altsyncram_0rh1:auto_generated.data_a[21]
-data_a[22] => altsyncram_0rh1:auto_generated.data_a[22]
-data_a[23] => altsyncram_0rh1:auto_generated.data_a[23]
-data_a[24] => altsyncram_0rh1:auto_generated.data_a[24]
-data_a[25] => altsyncram_0rh1:auto_generated.data_a[25]
-data_a[26] => altsyncram_0rh1:auto_generated.data_a[26]
-data_a[27] => altsyncram_0rh1:auto_generated.data_a[27]
-data_a[28] => altsyncram_0rh1:auto_generated.data_a[28]
-data_a[29] => altsyncram_0rh1:auto_generated.data_a[29]
-data_a[30] => altsyncram_0rh1:auto_generated.data_a[30]
-data_a[31] => altsyncram_0rh1:auto_generated.data_a[31]
-data_b[0] => ~NO_FANOUT~
-data_b[1] => ~NO_FANOUT~
-data_b[2] => ~NO_FANOUT~
-data_b[3] => ~NO_FANOUT~
-data_b[4] => ~NO_FANOUT~
-data_b[5] => ~NO_FANOUT~
-data_b[6] => ~NO_FANOUT~
-data_b[7] => ~NO_FANOUT~
-data_b[8] => ~NO_FANOUT~
-data_b[9] => ~NO_FANOUT~
-data_b[10] => ~NO_FANOUT~
-data_b[11] => ~NO_FANOUT~
-data_b[12] => ~NO_FANOUT~
-data_b[13] => ~NO_FANOUT~
-data_b[14] => ~NO_FANOUT~
-data_b[15] => ~NO_FANOUT~
-data_b[16] => ~NO_FANOUT~
-data_b[17] => ~NO_FANOUT~
-data_b[18] => ~NO_FANOUT~
-data_b[19] => ~NO_FANOUT~
-data_b[20] => ~NO_FANOUT~
-data_b[21] => ~NO_FANOUT~
-data_b[22] => ~NO_FANOUT~
-data_b[23] => ~NO_FANOUT~
-data_b[24] => ~NO_FANOUT~
-data_b[25] => ~NO_FANOUT~
-data_b[26] => ~NO_FANOUT~
-data_b[27] => ~NO_FANOUT~
-data_b[28] => ~NO_FANOUT~
-data_b[29] => ~NO_FANOUT~
-data_b[30] => ~NO_FANOUT~
-data_b[31] => ~NO_FANOUT~
-address_a[0] => altsyncram_0rh1:auto_generated.address_a[0]
-address_a[1] => altsyncram_0rh1:auto_generated.address_a[1]
-address_a[2] => altsyncram_0rh1:auto_generated.address_a[2]
-address_a[3] => altsyncram_0rh1:auto_generated.address_a[3]
-address_a[4] => altsyncram_0rh1:auto_generated.address_a[4]
-address_b[0] => altsyncram_0rh1:auto_generated.address_b[0]
-address_b[1] => altsyncram_0rh1:auto_generated.address_b[1]
-address_b[2] => altsyncram_0rh1:auto_generated.address_b[2]
-address_b[3] => altsyncram_0rh1:auto_generated.address_b[3]
-address_b[4] => altsyncram_0rh1:auto_generated.address_b[4]
-addressstall_a => ~NO_FANOUT~
-addressstall_b => ~NO_FANOUT~
-clock0 => altsyncram_0rh1:auto_generated.clock0
-clock1 => ~NO_FANOUT~
-clocken0 => ~NO_FANOUT~
-clocken1 => ~NO_FANOUT~
-clocken2 => ~NO_FANOUT~
-clocken3 => ~NO_FANOUT~
-aclr0 => ~NO_FANOUT~
-aclr1 => ~NO_FANOUT~
-byteena_a[0] => ~NO_FANOUT~
-byteena_b[0] => ~NO_FANOUT~
-q_a[0] <=
-q_a[1] <=
-q_a[2] <=
-q_a[3] <=
-q_a[4] <=
-q_a[5] <=
-q_a[6] <=
-q_a[7] <=
-q_a[8] <=
-q_a[9] <=
-q_a[10] <=
-q_a[11] <=
-q_a[12] <=
-q_a[13] <=
-q_a[14] <=
-q_a[15] <=
-q_a[16] <=
-q_a[17] <=
-q_a[18] <=
-q_a[19] <=
-q_a[20] <=
-q_a[21] <=
-q_a[22] <=
-q_a[23] <=
-q_a[24] <=
-q_a[25] <=
-q_a[26] <=
-q_a[27] <=
-q_a[28] <=
-q_a[29] <=
-q_a[30] <=
-q_a[31] <=
-q_b[0] <= altsyncram_0rh1:auto_generated.q_b[0]
-q_b[1] <= altsyncram_0rh1:auto_generated.q_b[1]
-q_b[2] <= altsyncram_0rh1:auto_generated.q_b[2]
-q_b[3] <= altsyncram_0rh1:auto_generated.q_b[3]
-q_b[4] <= altsyncram_0rh1:auto_generated.q_b[4]
-q_b[5] <= altsyncram_0rh1:auto_generated.q_b[5]
-q_b[6] <= altsyncram_0rh1:auto_generated.q_b[6]
-q_b[7] <= altsyncram_0rh1:auto_generated.q_b[7]
-q_b[8] <= altsyncram_0rh1:auto_generated.q_b[8]
-q_b[9] <= altsyncram_0rh1:auto_generated.q_b[9]
-q_b[10] <= altsyncram_0rh1:auto_generated.q_b[10]
-q_b[11] <= altsyncram_0rh1:auto_generated.q_b[11]
-q_b[12] <= altsyncram_0rh1:auto_generated.q_b[12]
-q_b[13] <= altsyncram_0rh1:auto_generated.q_b[13]
-q_b[14] <= altsyncram_0rh1:auto_generated.q_b[14]
-q_b[15] <= altsyncram_0rh1:auto_generated.q_b[15]
-q_b[16] <= altsyncram_0rh1:auto_generated.q_b[16]
-q_b[17] <= altsyncram_0rh1:auto_generated.q_b[17]
-q_b[18] <= altsyncram_0rh1:auto_generated.q_b[18]
-q_b[19] <= altsyncram_0rh1:auto_generated.q_b[19]
-q_b[20] <= altsyncram_0rh1:auto_generated.q_b[20]
-q_b[21] <= altsyncram_0rh1:auto_generated.q_b[21]
-q_b[22] <= altsyncram_0rh1:auto_generated.q_b[22]
-q_b[23] <= altsyncram_0rh1:auto_generated.q_b[23]
-q_b[24] <= altsyncram_0rh1:auto_generated.q_b[24]
-q_b[25] <= altsyncram_0rh1:auto_generated.q_b[25]
-q_b[26] <= altsyncram_0rh1:auto_generated.q_b[26]
-q_b[27] <= altsyncram_0rh1:auto_generated.q_b[27]
-q_b[28] <= altsyncram_0rh1:auto_generated.q_b[28]
-q_b[29] <= altsyncram_0rh1:auto_generated.q_b[29]
-q_b[30] <= altsyncram_0rh1:auto_generated.q_b[30]
-q_b[31] <= altsyncram_0rh1:auto_generated.q_b[31]
-eccstatus[0] <=
-eccstatus[1] <=
-eccstatus[2] <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_register_bank_a_module:nios_system_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_0rh1:auto_generated
-address_a[0] => ram_block1a0.PORTAADDR
-address_a[0] => ram_block1a1.PORTAADDR
-address_a[0] => ram_block1a2.PORTAADDR
-address_a[0] => ram_block1a3.PORTAADDR
-address_a[0] => ram_block1a4.PORTAADDR
-address_a[0] => ram_block1a5.PORTAADDR
-address_a[0] => ram_block1a6.PORTAADDR
-address_a[0] => ram_block1a7.PORTAADDR
-address_a[0] => ram_block1a8.PORTAADDR
-address_a[0] => ram_block1a9.PORTAADDR
-address_a[0] => ram_block1a10.PORTAADDR
-address_a[0] => ram_block1a11.PORTAADDR
-address_a[0] => ram_block1a12.PORTAADDR
-address_a[0] => ram_block1a13.PORTAADDR
-address_a[0] => ram_block1a14.PORTAADDR
-address_a[0] => ram_block1a15.PORTAADDR
-address_a[0] => ram_block1a16.PORTAADDR
-address_a[0] => ram_block1a17.PORTAADDR
-address_a[0] => ram_block1a18.PORTAADDR
-address_a[0] => ram_block1a19.PORTAADDR
-address_a[0] => ram_block1a20.PORTAADDR
-address_a[0] => ram_block1a21.PORTAADDR
-address_a[0] => ram_block1a22.PORTAADDR
-address_a[0] => ram_block1a23.PORTAADDR
-address_a[0] => ram_block1a24.PORTAADDR
-address_a[0] => ram_block1a25.PORTAADDR
-address_a[0] => ram_block1a26.PORTAADDR
-address_a[0] => ram_block1a27.PORTAADDR
-address_a[0] => ram_block1a28.PORTAADDR
-address_a[0] => ram_block1a29.PORTAADDR
-address_a[0] => ram_block1a30.PORTAADDR
-address_a[0] => ram_block1a31.PORTAADDR
-address_a[1] => ram_block1a0.PORTAADDR1
-address_a[1] => ram_block1a1.PORTAADDR1
-address_a[1] => ram_block1a2.PORTAADDR1
-address_a[1] => ram_block1a3.PORTAADDR1
-address_a[1] => ram_block1a4.PORTAADDR1
-address_a[1] => ram_block1a5.PORTAADDR1
-address_a[1] => ram_block1a6.PORTAADDR1
-address_a[1] => ram_block1a7.PORTAADDR1
-address_a[1] => ram_block1a8.PORTAADDR1
-address_a[1] => ram_block1a9.PORTAADDR1
-address_a[1] => ram_block1a10.PORTAADDR1
-address_a[1] => ram_block1a11.PORTAADDR1
-address_a[1] => ram_block1a12.PORTAADDR1
-address_a[1] => ram_block1a13.PORTAADDR1
-address_a[1] => ram_block1a14.PORTAADDR1
-address_a[1] => ram_block1a15.PORTAADDR1
-address_a[1] => ram_block1a16.PORTAADDR1
-address_a[1] => ram_block1a17.PORTAADDR1
-address_a[1] => ram_block1a18.PORTAADDR1
-address_a[1] => ram_block1a19.PORTAADDR1
-address_a[1] => ram_block1a20.PORTAADDR1
-address_a[1] => ram_block1a21.PORTAADDR1
-address_a[1] => ram_block1a22.PORTAADDR1
-address_a[1] => ram_block1a23.PORTAADDR1
-address_a[1] => ram_block1a24.PORTAADDR1
-address_a[1] => ram_block1a25.PORTAADDR1
-address_a[1] => ram_block1a26.PORTAADDR1
-address_a[1] => ram_block1a27.PORTAADDR1
-address_a[1] => ram_block1a28.PORTAADDR1
-address_a[1] => ram_block1a29.PORTAADDR1
-address_a[1] => ram_block1a30.PORTAADDR1
-address_a[1] => ram_block1a31.PORTAADDR1
-address_a[2] => ram_block1a0.PORTAADDR2
-address_a[2] => ram_block1a1.PORTAADDR2
-address_a[2] => ram_block1a2.PORTAADDR2
-address_a[2] => ram_block1a3.PORTAADDR2
-address_a[2] => ram_block1a4.PORTAADDR2
-address_a[2] => ram_block1a5.PORTAADDR2
-address_a[2] => ram_block1a6.PORTAADDR2
-address_a[2] => ram_block1a7.PORTAADDR2
-address_a[2] => ram_block1a8.PORTAADDR2
-address_a[2] => ram_block1a9.PORTAADDR2
-address_a[2] => ram_block1a10.PORTAADDR2
-address_a[2] => ram_block1a11.PORTAADDR2
-address_a[2] => ram_block1a12.PORTAADDR2
-address_a[2] => ram_block1a13.PORTAADDR2
-address_a[2] => ram_block1a14.PORTAADDR2
-address_a[2] => ram_block1a15.PORTAADDR2
-address_a[2] => ram_block1a16.PORTAADDR2
-address_a[2] => ram_block1a17.PORTAADDR2
-address_a[2] => ram_block1a18.PORTAADDR2
-address_a[2] => ram_block1a19.PORTAADDR2
-address_a[2] => ram_block1a20.PORTAADDR2
-address_a[2] => ram_block1a21.PORTAADDR2
-address_a[2] => ram_block1a22.PORTAADDR2
-address_a[2] => ram_block1a23.PORTAADDR2
-address_a[2] => ram_block1a24.PORTAADDR2
-address_a[2] => ram_block1a25.PORTAADDR2
-address_a[2] => ram_block1a26.PORTAADDR2
-address_a[2] => ram_block1a27.PORTAADDR2
-address_a[2] => ram_block1a28.PORTAADDR2
-address_a[2] => ram_block1a29.PORTAADDR2
-address_a[2] => ram_block1a30.PORTAADDR2
-address_a[2] => ram_block1a31.PORTAADDR2
-address_a[3] => ram_block1a0.PORTAADDR3
-address_a[3] => ram_block1a1.PORTAADDR3
-address_a[3] => ram_block1a2.PORTAADDR3
-address_a[3] => ram_block1a3.PORTAADDR3
-address_a[3] => ram_block1a4.PORTAADDR3
-address_a[3] => ram_block1a5.PORTAADDR3
-address_a[3] => ram_block1a6.PORTAADDR3
-address_a[3] => ram_block1a7.PORTAADDR3
-address_a[3] => ram_block1a8.PORTAADDR3
-address_a[3] => ram_block1a9.PORTAADDR3
-address_a[3] => ram_block1a10.PORTAADDR3
-address_a[3] => ram_block1a11.PORTAADDR3
-address_a[3] => ram_block1a12.PORTAADDR3
-address_a[3] => ram_block1a13.PORTAADDR3
-address_a[3] => ram_block1a14.PORTAADDR3
-address_a[3] => ram_block1a15.PORTAADDR3
-address_a[3] => ram_block1a16.PORTAADDR3
-address_a[3] => ram_block1a17.PORTAADDR3
-address_a[3] => ram_block1a18.PORTAADDR3
-address_a[3] => ram_block1a19.PORTAADDR3
-address_a[3] => ram_block1a20.PORTAADDR3
-address_a[3] => ram_block1a21.PORTAADDR3
-address_a[3] => ram_block1a22.PORTAADDR3
-address_a[3] => ram_block1a23.PORTAADDR3
-address_a[3] => ram_block1a24.PORTAADDR3
-address_a[3] => ram_block1a25.PORTAADDR3
-address_a[3] => ram_block1a26.PORTAADDR3
-address_a[3] => ram_block1a27.PORTAADDR3
-address_a[3] => ram_block1a28.PORTAADDR3
-address_a[3] => ram_block1a29.PORTAADDR3
-address_a[3] => ram_block1a30.PORTAADDR3
-address_a[3] => ram_block1a31.PORTAADDR3
-address_a[4] => ram_block1a0.PORTAADDR4
-address_a[4] => ram_block1a1.PORTAADDR4
-address_a[4] => ram_block1a2.PORTAADDR4
-address_a[4] => ram_block1a3.PORTAADDR4
-address_a[4] => ram_block1a4.PORTAADDR4
-address_a[4] => ram_block1a5.PORTAADDR4
-address_a[4] => ram_block1a6.PORTAADDR4
-address_a[4] => ram_block1a7.PORTAADDR4
-address_a[4] => ram_block1a8.PORTAADDR4
-address_a[4] => ram_block1a9.PORTAADDR4
-address_a[4] => ram_block1a10.PORTAADDR4
-address_a[4] => ram_block1a11.PORTAADDR4
-address_a[4] => ram_block1a12.PORTAADDR4
-address_a[4] => ram_block1a13.PORTAADDR4
-address_a[4] => ram_block1a14.PORTAADDR4
-address_a[4] => ram_block1a15.PORTAADDR4
-address_a[4] => ram_block1a16.PORTAADDR4
-address_a[4] => ram_block1a17.PORTAADDR4
-address_a[4] => ram_block1a18.PORTAADDR4
-address_a[4] => ram_block1a19.PORTAADDR4
-address_a[4] => ram_block1a20.PORTAADDR4
-address_a[4] => ram_block1a21.PORTAADDR4
-address_a[4] => ram_block1a22.PORTAADDR4
-address_a[4] => ram_block1a23.PORTAADDR4
-address_a[4] => ram_block1a24.PORTAADDR4
-address_a[4] => ram_block1a25.PORTAADDR4
-address_a[4] => ram_block1a26.PORTAADDR4
-address_a[4] => ram_block1a27.PORTAADDR4
-address_a[4] => ram_block1a28.PORTAADDR4
-address_a[4] => ram_block1a29.PORTAADDR4
-address_a[4] => ram_block1a30.PORTAADDR4
-address_a[4] => ram_block1a31.PORTAADDR4
-address_b[0] => ram_block1a0.PORTBADDR
-address_b[0] => ram_block1a1.PORTBADDR
-address_b[0] => ram_block1a2.PORTBADDR
-address_b[0] => ram_block1a3.PORTBADDR
-address_b[0] => ram_block1a4.PORTBADDR
-address_b[0] => ram_block1a5.PORTBADDR
-address_b[0] => ram_block1a6.PORTBADDR
-address_b[0] => ram_block1a7.PORTBADDR
-address_b[0] => ram_block1a8.PORTBADDR
-address_b[0] => ram_block1a9.PORTBADDR
-address_b[0] => ram_block1a10.PORTBADDR
-address_b[0] => ram_block1a11.PORTBADDR
-address_b[0] => ram_block1a12.PORTBADDR
-address_b[0] => ram_block1a13.PORTBADDR
-address_b[0] => ram_block1a14.PORTBADDR
-address_b[0] => ram_block1a15.PORTBADDR
-address_b[0] => ram_block1a16.PORTBADDR
-address_b[0] => ram_block1a17.PORTBADDR
-address_b[0] => ram_block1a18.PORTBADDR
-address_b[0] => ram_block1a19.PORTBADDR
-address_b[0] => ram_block1a20.PORTBADDR
-address_b[0] => ram_block1a21.PORTBADDR
-address_b[0] => ram_block1a22.PORTBADDR
-address_b[0] => ram_block1a23.PORTBADDR
-address_b[0] => ram_block1a24.PORTBADDR
-address_b[0] => ram_block1a25.PORTBADDR
-address_b[0] => ram_block1a26.PORTBADDR
-address_b[0] => ram_block1a27.PORTBADDR
-address_b[0] => ram_block1a28.PORTBADDR
-address_b[0] => ram_block1a29.PORTBADDR
-address_b[0] => ram_block1a30.PORTBADDR
-address_b[0] => ram_block1a31.PORTBADDR
-address_b[1] => ram_block1a0.PORTBADDR1
-address_b[1] => ram_block1a1.PORTBADDR1
-address_b[1] => ram_block1a2.PORTBADDR1
-address_b[1] => ram_block1a3.PORTBADDR1
-address_b[1] => ram_block1a4.PORTBADDR1
-address_b[1] => ram_block1a5.PORTBADDR1
-address_b[1] => ram_block1a6.PORTBADDR1
-address_b[1] => ram_block1a7.PORTBADDR1
-address_b[1] => ram_block1a8.PORTBADDR1
-address_b[1] => ram_block1a9.PORTBADDR1
-address_b[1] => ram_block1a10.PORTBADDR1
-address_b[1] => ram_block1a11.PORTBADDR1
-address_b[1] => ram_block1a12.PORTBADDR1
-address_b[1] => ram_block1a13.PORTBADDR1
-address_b[1] => ram_block1a14.PORTBADDR1
-address_b[1] => ram_block1a15.PORTBADDR1
-address_b[1] => ram_block1a16.PORTBADDR1
-address_b[1] => ram_block1a17.PORTBADDR1
-address_b[1] => ram_block1a18.PORTBADDR1
-address_b[1] => ram_block1a19.PORTBADDR1
-address_b[1] => ram_block1a20.PORTBADDR1
-address_b[1] => ram_block1a21.PORTBADDR1
-address_b[1] => ram_block1a22.PORTBADDR1
-address_b[1] => ram_block1a23.PORTBADDR1
-address_b[1] => ram_block1a24.PORTBADDR1
-address_b[1] => ram_block1a25.PORTBADDR1
-address_b[1] => ram_block1a26.PORTBADDR1
-address_b[1] => ram_block1a27.PORTBADDR1
-address_b[1] => ram_block1a28.PORTBADDR1
-address_b[1] => ram_block1a29.PORTBADDR1
-address_b[1] => ram_block1a30.PORTBADDR1
-address_b[1] => ram_block1a31.PORTBADDR1
-address_b[2] => ram_block1a0.PORTBADDR2
-address_b[2] => ram_block1a1.PORTBADDR2
-address_b[2] => ram_block1a2.PORTBADDR2
-address_b[2] => ram_block1a3.PORTBADDR2
-address_b[2] => ram_block1a4.PORTBADDR2
-address_b[2] => ram_block1a5.PORTBADDR2
-address_b[2] => ram_block1a6.PORTBADDR2
-address_b[2] => ram_block1a7.PORTBADDR2
-address_b[2] => ram_block1a8.PORTBADDR2
-address_b[2] => ram_block1a9.PORTBADDR2
-address_b[2] => ram_block1a10.PORTBADDR2
-address_b[2] => ram_block1a11.PORTBADDR2
-address_b[2] => ram_block1a12.PORTBADDR2
-address_b[2] => ram_block1a13.PORTBADDR2
-address_b[2] => ram_block1a14.PORTBADDR2
-address_b[2] => ram_block1a15.PORTBADDR2
-address_b[2] => ram_block1a16.PORTBADDR2
-address_b[2] => ram_block1a17.PORTBADDR2
-address_b[2] => ram_block1a18.PORTBADDR2
-address_b[2] => ram_block1a19.PORTBADDR2
-address_b[2] => ram_block1a20.PORTBADDR2
-address_b[2] => ram_block1a21.PORTBADDR2
-address_b[2] => ram_block1a22.PORTBADDR2
-address_b[2] => ram_block1a23.PORTBADDR2
-address_b[2] => ram_block1a24.PORTBADDR2
-address_b[2] => ram_block1a25.PORTBADDR2
-address_b[2] => ram_block1a26.PORTBADDR2
-address_b[2] => ram_block1a27.PORTBADDR2
-address_b[2] => ram_block1a28.PORTBADDR2
-address_b[2] => ram_block1a29.PORTBADDR2
-address_b[2] => ram_block1a30.PORTBADDR2
-address_b[2] => ram_block1a31.PORTBADDR2
-address_b[3] => ram_block1a0.PORTBADDR3
-address_b[3] => ram_block1a1.PORTBADDR3
-address_b[3] => ram_block1a2.PORTBADDR3
-address_b[3] => ram_block1a3.PORTBADDR3
-address_b[3] => ram_block1a4.PORTBADDR3
-address_b[3] => ram_block1a5.PORTBADDR3
-address_b[3] => ram_block1a6.PORTBADDR3
-address_b[3] => ram_block1a7.PORTBADDR3
-address_b[3] => ram_block1a8.PORTBADDR3
-address_b[3] => ram_block1a9.PORTBADDR3
-address_b[3] => ram_block1a10.PORTBADDR3
-address_b[3] => ram_block1a11.PORTBADDR3
-address_b[3] => ram_block1a12.PORTBADDR3
-address_b[3] => ram_block1a13.PORTBADDR3
-address_b[3] => ram_block1a14.PORTBADDR3
-address_b[3] => ram_block1a15.PORTBADDR3
-address_b[3] => ram_block1a16.PORTBADDR3
-address_b[3] => ram_block1a17.PORTBADDR3
-address_b[3] => ram_block1a18.PORTBADDR3
-address_b[3] => ram_block1a19.PORTBADDR3
-address_b[3] => ram_block1a20.PORTBADDR3
-address_b[3] => ram_block1a21.PORTBADDR3
-address_b[3] => ram_block1a22.PORTBADDR3
-address_b[3] => ram_block1a23.PORTBADDR3
-address_b[3] => ram_block1a24.PORTBADDR3
-address_b[3] => ram_block1a25.PORTBADDR3
-address_b[3] => ram_block1a26.PORTBADDR3
-address_b[3] => ram_block1a27.PORTBADDR3
-address_b[3] => ram_block1a28.PORTBADDR3
-address_b[3] => ram_block1a29.PORTBADDR3
-address_b[3] => ram_block1a30.PORTBADDR3
-address_b[3] => ram_block1a31.PORTBADDR3
-address_b[4] => ram_block1a0.PORTBADDR4
-address_b[4] => ram_block1a1.PORTBADDR4
-address_b[4] => ram_block1a2.PORTBADDR4
-address_b[4] => ram_block1a3.PORTBADDR4
-address_b[4] => ram_block1a4.PORTBADDR4
-address_b[4] => ram_block1a5.PORTBADDR4
-address_b[4] => ram_block1a6.PORTBADDR4
-address_b[4] => ram_block1a7.PORTBADDR4
-address_b[4] => ram_block1a8.PORTBADDR4
-address_b[4] => ram_block1a9.PORTBADDR4
-address_b[4] => ram_block1a10.PORTBADDR4
-address_b[4] => ram_block1a11.PORTBADDR4
-address_b[4] => ram_block1a12.PORTBADDR4
-address_b[4] => ram_block1a13.PORTBADDR4
-address_b[4] => ram_block1a14.PORTBADDR4
-address_b[4] => ram_block1a15.PORTBADDR4
-address_b[4] => ram_block1a16.PORTBADDR4
-address_b[4] => ram_block1a17.PORTBADDR4
-address_b[4] => ram_block1a18.PORTBADDR4
-address_b[4] => ram_block1a19.PORTBADDR4
-address_b[4] => ram_block1a20.PORTBADDR4
-address_b[4] => ram_block1a21.PORTBADDR4
-address_b[4] => ram_block1a22.PORTBADDR4
-address_b[4] => ram_block1a23.PORTBADDR4
-address_b[4] => ram_block1a24.PORTBADDR4
-address_b[4] => ram_block1a25.PORTBADDR4
-address_b[4] => ram_block1a26.PORTBADDR4
-address_b[4] => ram_block1a27.PORTBADDR4
-address_b[4] => ram_block1a28.PORTBADDR4
-address_b[4] => ram_block1a29.PORTBADDR4
-address_b[4] => ram_block1a30.PORTBADDR4
-address_b[4] => ram_block1a31.PORTBADDR4
-clock0 => ram_block1a0.CLK0
-clock0 => ram_block1a1.CLK0
-clock0 => ram_block1a2.CLK0
-clock0 => ram_block1a3.CLK0
-clock0 => ram_block1a4.CLK0
-clock0 => ram_block1a5.CLK0
-clock0 => ram_block1a6.CLK0
-clock0 => ram_block1a7.CLK0
-clock0 => ram_block1a8.CLK0
-clock0 => ram_block1a9.CLK0
-clock0 => ram_block1a10.CLK0
-clock0 => ram_block1a11.CLK0
-clock0 => ram_block1a12.CLK0
-clock0 => ram_block1a13.CLK0
-clock0 => ram_block1a14.CLK0
-clock0 => ram_block1a15.CLK0
-clock0 => ram_block1a16.CLK0
-clock0 => ram_block1a17.CLK0
-clock0 => ram_block1a18.CLK0
-clock0 => ram_block1a19.CLK0
-clock0 => ram_block1a20.CLK0
-clock0 => ram_block1a21.CLK0
-clock0 => ram_block1a22.CLK0
-clock0 => ram_block1a23.CLK0
-clock0 => ram_block1a24.CLK0
-clock0 => ram_block1a25.CLK0
-clock0 => ram_block1a26.CLK0
-clock0 => ram_block1a27.CLK0
-clock0 => ram_block1a28.CLK0
-clock0 => ram_block1a29.CLK0
-clock0 => ram_block1a30.CLK0
-clock0 => ram_block1a31.CLK0
-data_a[0] => ram_block1a0.PORTADATAIN
-data_a[1] => ram_block1a1.PORTADATAIN
-data_a[2] => ram_block1a2.PORTADATAIN
-data_a[3] => ram_block1a3.PORTADATAIN
-data_a[4] => ram_block1a4.PORTADATAIN
-data_a[5] => ram_block1a5.PORTADATAIN
-data_a[6] => ram_block1a6.PORTADATAIN
-data_a[7] => ram_block1a7.PORTADATAIN
-data_a[8] => ram_block1a8.PORTADATAIN
-data_a[9] => ram_block1a9.PORTADATAIN
-data_a[10] => ram_block1a10.PORTADATAIN
-data_a[11] => ram_block1a11.PORTADATAIN
-data_a[12] => ram_block1a12.PORTADATAIN
-data_a[13] => ram_block1a13.PORTADATAIN
-data_a[14] => ram_block1a14.PORTADATAIN
-data_a[15] => ram_block1a15.PORTADATAIN
-data_a[16] => ram_block1a16.PORTADATAIN
-data_a[17] => ram_block1a17.PORTADATAIN
-data_a[18] => ram_block1a18.PORTADATAIN
-data_a[19] => ram_block1a19.PORTADATAIN
-data_a[20] => ram_block1a20.PORTADATAIN
-data_a[21] => ram_block1a21.PORTADATAIN
-data_a[22] => ram_block1a22.PORTADATAIN
-data_a[23] => ram_block1a23.PORTADATAIN
-data_a[24] => ram_block1a24.PORTADATAIN
-data_a[25] => ram_block1a25.PORTADATAIN
-data_a[26] => ram_block1a26.PORTADATAIN
-data_a[27] => ram_block1a27.PORTADATAIN
-data_a[28] => ram_block1a28.PORTADATAIN
-data_a[29] => ram_block1a29.PORTADATAIN
-data_a[30] => ram_block1a30.PORTADATAIN
-data_a[31] => ram_block1a31.PORTADATAIN
-q_b[0] <= ram_block1a0.PORTBDATAOUT
-q_b[1] <= ram_block1a1.PORTBDATAOUT
-q_b[2] <= ram_block1a2.PORTBDATAOUT
-q_b[3] <= ram_block1a3.PORTBDATAOUT
-q_b[4] <= ram_block1a4.PORTBDATAOUT
-q_b[5] <= ram_block1a5.PORTBDATAOUT
-q_b[6] <= ram_block1a6.PORTBDATAOUT
-q_b[7] <= ram_block1a7.PORTBDATAOUT
-q_b[8] <= ram_block1a8.PORTBDATAOUT
-q_b[9] <= ram_block1a9.PORTBDATAOUT
-q_b[10] <= ram_block1a10.PORTBDATAOUT
-q_b[11] <= ram_block1a11.PORTBDATAOUT
-q_b[12] <= ram_block1a12.PORTBDATAOUT
-q_b[13] <= ram_block1a13.PORTBDATAOUT
-q_b[14] <= ram_block1a14.PORTBDATAOUT
-q_b[15] <= ram_block1a15.PORTBDATAOUT
-q_b[16] <= ram_block1a16.PORTBDATAOUT
-q_b[17] <= ram_block1a17.PORTBDATAOUT
-q_b[18] <= ram_block1a18.PORTBDATAOUT
-q_b[19] <= ram_block1a19.PORTBDATAOUT
-q_b[20] <= ram_block1a20.PORTBDATAOUT
-q_b[21] <= ram_block1a21.PORTBDATAOUT
-q_b[22] <= ram_block1a22.PORTBDATAOUT
-q_b[23] <= ram_block1a23.PORTBDATAOUT
-q_b[24] <= ram_block1a24.PORTBDATAOUT
-q_b[25] <= ram_block1a25.PORTBDATAOUT
-q_b[26] <= ram_block1a26.PORTBDATAOUT
-q_b[27] <= ram_block1a27.PORTBDATAOUT
-q_b[28] <= ram_block1a28.PORTBDATAOUT
-q_b[29] <= ram_block1a29.PORTBDATAOUT
-q_b[30] <= ram_block1a30.PORTBDATAOUT
-q_b[31] <= ram_block1a31.PORTBDATAOUT
-wren_a => ram_block1a0.PORTAWE
-wren_a => ram_block1a1.PORTAWE
-wren_a => ram_block1a2.PORTAWE
-wren_a => ram_block1a3.PORTAWE
-wren_a => ram_block1a4.PORTAWE
-wren_a => ram_block1a5.PORTAWE
-wren_a => ram_block1a6.PORTAWE
-wren_a => ram_block1a7.PORTAWE
-wren_a => ram_block1a8.PORTAWE
-wren_a => ram_block1a9.PORTAWE
-wren_a => ram_block1a10.PORTAWE
-wren_a => ram_block1a11.PORTAWE
-wren_a => ram_block1a12.PORTAWE
-wren_a => ram_block1a13.PORTAWE
-wren_a => ram_block1a14.PORTAWE
-wren_a => ram_block1a15.PORTAWE
-wren_a => ram_block1a16.PORTAWE
-wren_a => ram_block1a17.PORTAWE
-wren_a => ram_block1a18.PORTAWE
-wren_a => ram_block1a19.PORTAWE
-wren_a => ram_block1a20.PORTAWE
-wren_a => ram_block1a21.PORTAWE
-wren_a => ram_block1a22.PORTAWE
-wren_a => ram_block1a23.PORTAWE
-wren_a => ram_block1a24.PORTAWE
-wren_a => ram_block1a25.PORTAWE
-wren_a => ram_block1a26.PORTAWE
-wren_a => ram_block1a27.PORTAWE
-wren_a => ram_block1a28.PORTAWE
-wren_a => ram_block1a29.PORTAWE
-wren_a => ram_block1a30.PORTAWE
-wren_a => ram_block1a31.PORTAWE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_register_bank_b_module:nios_system_nios2_processor_register_bank_b
-clock => clock.IN1
-data[0] => data[0].IN1
-data[1] => data[1].IN1
-data[2] => data[2].IN1
-data[3] => data[3].IN1
-data[4] => data[4].IN1
-data[5] => data[5].IN1
-data[6] => data[6].IN1
-data[7] => data[7].IN1
-data[8] => data[8].IN1
-data[9] => data[9].IN1
-data[10] => data[10].IN1
-data[11] => data[11].IN1
-data[12] => data[12].IN1
-data[13] => data[13].IN1
-data[14] => data[14].IN1
-data[15] => data[15].IN1
-data[16] => data[16].IN1
-data[17] => data[17].IN1
-data[18] => data[18].IN1
-data[19] => data[19].IN1
-data[20] => data[20].IN1
-data[21] => data[21].IN1
-data[22] => data[22].IN1
-data[23] => data[23].IN1
-data[24] => data[24].IN1
-data[25] => data[25].IN1
-data[26] => data[26].IN1
-data[27] => data[27].IN1
-data[28] => data[28].IN1
-data[29] => data[29].IN1
-data[30] => data[30].IN1
-data[31] => data[31].IN1
-rdaddress[0] => rdaddress[0].IN1
-rdaddress[1] => rdaddress[1].IN1
-rdaddress[2] => rdaddress[2].IN1
-rdaddress[3] => rdaddress[3].IN1
-rdaddress[4] => rdaddress[4].IN1
-wraddress[0] => wraddress[0].IN1
-wraddress[1] => wraddress[1].IN1
-wraddress[2] => wraddress[2].IN1
-wraddress[3] => wraddress[3].IN1
-wraddress[4] => wraddress[4].IN1
-wren => wren.IN1
-q[0] <= altsyncram:the_altsyncram.q_b
-q[1] <= altsyncram:the_altsyncram.q_b
-q[2] <= altsyncram:the_altsyncram.q_b
-q[3] <= altsyncram:the_altsyncram.q_b
-q[4] <= altsyncram:the_altsyncram.q_b
-q[5] <= altsyncram:the_altsyncram.q_b
-q[6] <= altsyncram:the_altsyncram.q_b
-q[7] <= altsyncram:the_altsyncram.q_b
-q[8] <= altsyncram:the_altsyncram.q_b
-q[9] <= altsyncram:the_altsyncram.q_b
-q[10] <= altsyncram:the_altsyncram.q_b
-q[11] <= altsyncram:the_altsyncram.q_b
-q[12] <= altsyncram:the_altsyncram.q_b
-q[13] <= altsyncram:the_altsyncram.q_b
-q[14] <= altsyncram:the_altsyncram.q_b
-q[15] <= altsyncram:the_altsyncram.q_b
-q[16] <= altsyncram:the_altsyncram.q_b
-q[17] <= altsyncram:the_altsyncram.q_b
-q[18] <= altsyncram:the_altsyncram.q_b
-q[19] <= altsyncram:the_altsyncram.q_b
-q[20] <= altsyncram:the_altsyncram.q_b
-q[21] <= altsyncram:the_altsyncram.q_b
-q[22] <= altsyncram:the_altsyncram.q_b
-q[23] <= altsyncram:the_altsyncram.q_b
-q[24] <= altsyncram:the_altsyncram.q_b
-q[25] <= altsyncram:the_altsyncram.q_b
-q[26] <= altsyncram:the_altsyncram.q_b
-q[27] <= altsyncram:the_altsyncram.q_b
-q[28] <= altsyncram:the_altsyncram.q_b
-q[29] <= altsyncram:the_altsyncram.q_b
-q[30] <= altsyncram:the_altsyncram.q_b
-q[31] <= altsyncram:the_altsyncram.q_b
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_register_bank_b_module:nios_system_nios2_processor_register_bank_b|altsyncram:the_altsyncram
-wren_a => altsyncram_1rh1:auto_generated.wren_a
-rden_a => ~NO_FANOUT~
-wren_b => ~NO_FANOUT~
-rden_b => ~NO_FANOUT~
-data_a[0] => altsyncram_1rh1:auto_generated.data_a[0]
-data_a[1] => altsyncram_1rh1:auto_generated.data_a[1]
-data_a[2] => altsyncram_1rh1:auto_generated.data_a[2]
-data_a[3] => altsyncram_1rh1:auto_generated.data_a[3]
-data_a[4] => altsyncram_1rh1:auto_generated.data_a[4]
-data_a[5] => altsyncram_1rh1:auto_generated.data_a[5]
-data_a[6] => altsyncram_1rh1:auto_generated.data_a[6]
-data_a[7] => altsyncram_1rh1:auto_generated.data_a[7]
-data_a[8] => altsyncram_1rh1:auto_generated.data_a[8]
-data_a[9] => altsyncram_1rh1:auto_generated.data_a[9]
-data_a[10] => altsyncram_1rh1:auto_generated.data_a[10]
-data_a[11] => altsyncram_1rh1:auto_generated.data_a[11]
-data_a[12] => altsyncram_1rh1:auto_generated.data_a[12]
-data_a[13] => altsyncram_1rh1:auto_generated.data_a[13]
-data_a[14] => altsyncram_1rh1:auto_generated.data_a[14]
-data_a[15] => altsyncram_1rh1:auto_generated.data_a[15]
-data_a[16] => altsyncram_1rh1:auto_generated.data_a[16]
-data_a[17] => altsyncram_1rh1:auto_generated.data_a[17]
-data_a[18] => altsyncram_1rh1:auto_generated.data_a[18]
-data_a[19] => altsyncram_1rh1:auto_generated.data_a[19]
-data_a[20] => altsyncram_1rh1:auto_generated.data_a[20]
-data_a[21] => altsyncram_1rh1:auto_generated.data_a[21]
-data_a[22] => altsyncram_1rh1:auto_generated.data_a[22]
-data_a[23] => altsyncram_1rh1:auto_generated.data_a[23]
-data_a[24] => altsyncram_1rh1:auto_generated.data_a[24]
-data_a[25] => altsyncram_1rh1:auto_generated.data_a[25]
-data_a[26] => altsyncram_1rh1:auto_generated.data_a[26]
-data_a[27] => altsyncram_1rh1:auto_generated.data_a[27]
-data_a[28] => altsyncram_1rh1:auto_generated.data_a[28]
-data_a[29] => altsyncram_1rh1:auto_generated.data_a[29]
-data_a[30] => altsyncram_1rh1:auto_generated.data_a[30]
-data_a[31] => altsyncram_1rh1:auto_generated.data_a[31]
-data_b[0] => ~NO_FANOUT~
-data_b[1] => ~NO_FANOUT~
-data_b[2] => ~NO_FANOUT~
-data_b[3] => ~NO_FANOUT~
-data_b[4] => ~NO_FANOUT~
-data_b[5] => ~NO_FANOUT~
-data_b[6] => ~NO_FANOUT~
-data_b[7] => ~NO_FANOUT~
-data_b[8] => ~NO_FANOUT~
-data_b[9] => ~NO_FANOUT~
-data_b[10] => ~NO_FANOUT~
-data_b[11] => ~NO_FANOUT~
-data_b[12] => ~NO_FANOUT~
-data_b[13] => ~NO_FANOUT~
-data_b[14] => ~NO_FANOUT~
-data_b[15] => ~NO_FANOUT~
-data_b[16] => ~NO_FANOUT~
-data_b[17] => ~NO_FANOUT~
-data_b[18] => ~NO_FANOUT~
-data_b[19] => ~NO_FANOUT~
-data_b[20] => ~NO_FANOUT~
-data_b[21] => ~NO_FANOUT~
-data_b[22] => ~NO_FANOUT~
-data_b[23] => ~NO_FANOUT~
-data_b[24] => ~NO_FANOUT~
-data_b[25] => ~NO_FANOUT~
-data_b[26] => ~NO_FANOUT~
-data_b[27] => ~NO_FANOUT~
-data_b[28] => ~NO_FANOUT~
-data_b[29] => ~NO_FANOUT~
-data_b[30] => ~NO_FANOUT~
-data_b[31] => ~NO_FANOUT~
-address_a[0] => altsyncram_1rh1:auto_generated.address_a[0]
-address_a[1] => altsyncram_1rh1:auto_generated.address_a[1]
-address_a[2] => altsyncram_1rh1:auto_generated.address_a[2]
-address_a[3] => altsyncram_1rh1:auto_generated.address_a[3]
-address_a[4] => altsyncram_1rh1:auto_generated.address_a[4]
-address_b[0] => altsyncram_1rh1:auto_generated.address_b[0]
-address_b[1] => altsyncram_1rh1:auto_generated.address_b[1]
-address_b[2] => altsyncram_1rh1:auto_generated.address_b[2]
-address_b[3] => altsyncram_1rh1:auto_generated.address_b[3]
-address_b[4] => altsyncram_1rh1:auto_generated.address_b[4]
-addressstall_a => ~NO_FANOUT~
-addressstall_b => ~NO_FANOUT~
-clock0 => altsyncram_1rh1:auto_generated.clock0
-clock1 => ~NO_FANOUT~
-clocken0 => ~NO_FANOUT~
-clocken1 => ~NO_FANOUT~
-clocken2 => ~NO_FANOUT~
-clocken3 => ~NO_FANOUT~
-aclr0 => ~NO_FANOUT~
-aclr1 => ~NO_FANOUT~
-byteena_a[0] => ~NO_FANOUT~
-byteena_b[0] => ~NO_FANOUT~
-q_a[0] <=
-q_a[1] <=
-q_a[2] <=
-q_a[3] <=
-q_a[4] <=
-q_a[5] <=
-q_a[6] <=
-q_a[7] <=
-q_a[8] <=
-q_a[9] <=
-q_a[10] <=
-q_a[11] <=
-q_a[12] <=
-q_a[13] <=
-q_a[14] <=
-q_a[15] <=
-q_a[16] <=
-q_a[17] <=
-q_a[18] <=
-q_a[19] <=
-q_a[20] <=
-q_a[21] <=
-q_a[22] <=
-q_a[23] <=
-q_a[24] <=
-q_a[25] <=
-q_a[26] <=
-q_a[27] <=
-q_a[28] <=
-q_a[29] <=
-q_a[30] <=
-q_a[31] <=
-q_b[0] <= altsyncram_1rh1:auto_generated.q_b[0]
-q_b[1] <= altsyncram_1rh1:auto_generated.q_b[1]
-q_b[2] <= altsyncram_1rh1:auto_generated.q_b[2]
-q_b[3] <= altsyncram_1rh1:auto_generated.q_b[3]
-q_b[4] <= altsyncram_1rh1:auto_generated.q_b[4]
-q_b[5] <= altsyncram_1rh1:auto_generated.q_b[5]
-q_b[6] <= altsyncram_1rh1:auto_generated.q_b[6]
-q_b[7] <= altsyncram_1rh1:auto_generated.q_b[7]
-q_b[8] <= altsyncram_1rh1:auto_generated.q_b[8]
-q_b[9] <= altsyncram_1rh1:auto_generated.q_b[9]
-q_b[10] <= altsyncram_1rh1:auto_generated.q_b[10]
-q_b[11] <= altsyncram_1rh1:auto_generated.q_b[11]
-q_b[12] <= altsyncram_1rh1:auto_generated.q_b[12]
-q_b[13] <= altsyncram_1rh1:auto_generated.q_b[13]
-q_b[14] <= altsyncram_1rh1:auto_generated.q_b[14]
-q_b[15] <= altsyncram_1rh1:auto_generated.q_b[15]
-q_b[16] <= altsyncram_1rh1:auto_generated.q_b[16]
-q_b[17] <= altsyncram_1rh1:auto_generated.q_b[17]
-q_b[18] <= altsyncram_1rh1:auto_generated.q_b[18]
-q_b[19] <= altsyncram_1rh1:auto_generated.q_b[19]
-q_b[20] <= altsyncram_1rh1:auto_generated.q_b[20]
-q_b[21] <= altsyncram_1rh1:auto_generated.q_b[21]
-q_b[22] <= altsyncram_1rh1:auto_generated.q_b[22]
-q_b[23] <= altsyncram_1rh1:auto_generated.q_b[23]
-q_b[24] <= altsyncram_1rh1:auto_generated.q_b[24]
-q_b[25] <= altsyncram_1rh1:auto_generated.q_b[25]
-q_b[26] <= altsyncram_1rh1:auto_generated.q_b[26]
-q_b[27] <= altsyncram_1rh1:auto_generated.q_b[27]
-q_b[28] <= altsyncram_1rh1:auto_generated.q_b[28]
-q_b[29] <= altsyncram_1rh1:auto_generated.q_b[29]
-q_b[30] <= altsyncram_1rh1:auto_generated.q_b[30]
-q_b[31] <= altsyncram_1rh1:auto_generated.q_b[31]
-eccstatus[0] <=
-eccstatus[1] <=
-eccstatus[2] <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_register_bank_b_module:nios_system_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_1rh1:auto_generated
-address_a[0] => ram_block1a0.PORTAADDR
-address_a[0] => ram_block1a1.PORTAADDR
-address_a[0] => ram_block1a2.PORTAADDR
-address_a[0] => ram_block1a3.PORTAADDR
-address_a[0] => ram_block1a4.PORTAADDR
-address_a[0] => ram_block1a5.PORTAADDR
-address_a[0] => ram_block1a6.PORTAADDR
-address_a[0] => ram_block1a7.PORTAADDR
-address_a[0] => ram_block1a8.PORTAADDR
-address_a[0] => ram_block1a9.PORTAADDR
-address_a[0] => ram_block1a10.PORTAADDR
-address_a[0] => ram_block1a11.PORTAADDR
-address_a[0] => ram_block1a12.PORTAADDR
-address_a[0] => ram_block1a13.PORTAADDR
-address_a[0] => ram_block1a14.PORTAADDR
-address_a[0] => ram_block1a15.PORTAADDR
-address_a[0] => ram_block1a16.PORTAADDR
-address_a[0] => ram_block1a17.PORTAADDR
-address_a[0] => ram_block1a18.PORTAADDR
-address_a[0] => ram_block1a19.PORTAADDR
-address_a[0] => ram_block1a20.PORTAADDR
-address_a[0] => ram_block1a21.PORTAADDR
-address_a[0] => ram_block1a22.PORTAADDR
-address_a[0] => ram_block1a23.PORTAADDR
-address_a[0] => ram_block1a24.PORTAADDR
-address_a[0] => ram_block1a25.PORTAADDR
-address_a[0] => ram_block1a26.PORTAADDR
-address_a[0] => ram_block1a27.PORTAADDR
-address_a[0] => ram_block1a28.PORTAADDR
-address_a[0] => ram_block1a29.PORTAADDR
-address_a[0] => ram_block1a30.PORTAADDR
-address_a[0] => ram_block1a31.PORTAADDR
-address_a[1] => ram_block1a0.PORTAADDR1
-address_a[1] => ram_block1a1.PORTAADDR1
-address_a[1] => ram_block1a2.PORTAADDR1
-address_a[1] => ram_block1a3.PORTAADDR1
-address_a[1] => ram_block1a4.PORTAADDR1
-address_a[1] => ram_block1a5.PORTAADDR1
-address_a[1] => ram_block1a6.PORTAADDR1
-address_a[1] => ram_block1a7.PORTAADDR1
-address_a[1] => ram_block1a8.PORTAADDR1
-address_a[1] => ram_block1a9.PORTAADDR1
-address_a[1] => ram_block1a10.PORTAADDR1
-address_a[1] => ram_block1a11.PORTAADDR1
-address_a[1] => ram_block1a12.PORTAADDR1
-address_a[1] => ram_block1a13.PORTAADDR1
-address_a[1] => ram_block1a14.PORTAADDR1
-address_a[1] => ram_block1a15.PORTAADDR1
-address_a[1] => ram_block1a16.PORTAADDR1
-address_a[1] => ram_block1a17.PORTAADDR1
-address_a[1] => ram_block1a18.PORTAADDR1
-address_a[1] => ram_block1a19.PORTAADDR1
-address_a[1] => ram_block1a20.PORTAADDR1
-address_a[1] => ram_block1a21.PORTAADDR1
-address_a[1] => ram_block1a22.PORTAADDR1
-address_a[1] => ram_block1a23.PORTAADDR1
-address_a[1] => ram_block1a24.PORTAADDR1
-address_a[1] => ram_block1a25.PORTAADDR1
-address_a[1] => ram_block1a26.PORTAADDR1
-address_a[1] => ram_block1a27.PORTAADDR1
-address_a[1] => ram_block1a28.PORTAADDR1
-address_a[1] => ram_block1a29.PORTAADDR1
-address_a[1] => ram_block1a30.PORTAADDR1
-address_a[1] => ram_block1a31.PORTAADDR1
-address_a[2] => ram_block1a0.PORTAADDR2
-address_a[2] => ram_block1a1.PORTAADDR2
-address_a[2] => ram_block1a2.PORTAADDR2
-address_a[2] => ram_block1a3.PORTAADDR2
-address_a[2] => ram_block1a4.PORTAADDR2
-address_a[2] => ram_block1a5.PORTAADDR2
-address_a[2] => ram_block1a6.PORTAADDR2
-address_a[2] => ram_block1a7.PORTAADDR2
-address_a[2] => ram_block1a8.PORTAADDR2
-address_a[2] => ram_block1a9.PORTAADDR2
-address_a[2] => ram_block1a10.PORTAADDR2
-address_a[2] => ram_block1a11.PORTAADDR2
-address_a[2] => ram_block1a12.PORTAADDR2
-address_a[2] => ram_block1a13.PORTAADDR2
-address_a[2] => ram_block1a14.PORTAADDR2
-address_a[2] => ram_block1a15.PORTAADDR2
-address_a[2] => ram_block1a16.PORTAADDR2
-address_a[2] => ram_block1a17.PORTAADDR2
-address_a[2] => ram_block1a18.PORTAADDR2
-address_a[2] => ram_block1a19.PORTAADDR2
-address_a[2] => ram_block1a20.PORTAADDR2
-address_a[2] => ram_block1a21.PORTAADDR2
-address_a[2] => ram_block1a22.PORTAADDR2
-address_a[2] => ram_block1a23.PORTAADDR2
-address_a[2] => ram_block1a24.PORTAADDR2
-address_a[2] => ram_block1a25.PORTAADDR2
-address_a[2] => ram_block1a26.PORTAADDR2
-address_a[2] => ram_block1a27.PORTAADDR2
-address_a[2] => ram_block1a28.PORTAADDR2
-address_a[2] => ram_block1a29.PORTAADDR2
-address_a[2] => ram_block1a30.PORTAADDR2
-address_a[2] => ram_block1a31.PORTAADDR2
-address_a[3] => ram_block1a0.PORTAADDR3
-address_a[3] => ram_block1a1.PORTAADDR3
-address_a[3] => ram_block1a2.PORTAADDR3
-address_a[3] => ram_block1a3.PORTAADDR3
-address_a[3] => ram_block1a4.PORTAADDR3
-address_a[3] => ram_block1a5.PORTAADDR3
-address_a[3] => ram_block1a6.PORTAADDR3
-address_a[3] => ram_block1a7.PORTAADDR3
-address_a[3] => ram_block1a8.PORTAADDR3
-address_a[3] => ram_block1a9.PORTAADDR3
-address_a[3] => ram_block1a10.PORTAADDR3
-address_a[3] => ram_block1a11.PORTAADDR3
-address_a[3] => ram_block1a12.PORTAADDR3
-address_a[3] => ram_block1a13.PORTAADDR3
-address_a[3] => ram_block1a14.PORTAADDR3
-address_a[3] => ram_block1a15.PORTAADDR3
-address_a[3] => ram_block1a16.PORTAADDR3
-address_a[3] => ram_block1a17.PORTAADDR3
-address_a[3] => ram_block1a18.PORTAADDR3
-address_a[3] => ram_block1a19.PORTAADDR3
-address_a[3] => ram_block1a20.PORTAADDR3
-address_a[3] => ram_block1a21.PORTAADDR3
-address_a[3] => ram_block1a22.PORTAADDR3
-address_a[3] => ram_block1a23.PORTAADDR3
-address_a[3] => ram_block1a24.PORTAADDR3
-address_a[3] => ram_block1a25.PORTAADDR3
-address_a[3] => ram_block1a26.PORTAADDR3
-address_a[3] => ram_block1a27.PORTAADDR3
-address_a[3] => ram_block1a28.PORTAADDR3
-address_a[3] => ram_block1a29.PORTAADDR3
-address_a[3] => ram_block1a30.PORTAADDR3
-address_a[3] => ram_block1a31.PORTAADDR3
-address_a[4] => ram_block1a0.PORTAADDR4
-address_a[4] => ram_block1a1.PORTAADDR4
-address_a[4] => ram_block1a2.PORTAADDR4
-address_a[4] => ram_block1a3.PORTAADDR4
-address_a[4] => ram_block1a4.PORTAADDR4
-address_a[4] => ram_block1a5.PORTAADDR4
-address_a[4] => ram_block1a6.PORTAADDR4
-address_a[4] => ram_block1a7.PORTAADDR4
-address_a[4] => ram_block1a8.PORTAADDR4
-address_a[4] => ram_block1a9.PORTAADDR4
-address_a[4] => ram_block1a10.PORTAADDR4
-address_a[4] => ram_block1a11.PORTAADDR4
-address_a[4] => ram_block1a12.PORTAADDR4
-address_a[4] => ram_block1a13.PORTAADDR4
-address_a[4] => ram_block1a14.PORTAADDR4
-address_a[4] => ram_block1a15.PORTAADDR4
-address_a[4] => ram_block1a16.PORTAADDR4
-address_a[4] => ram_block1a17.PORTAADDR4
-address_a[4] => ram_block1a18.PORTAADDR4
-address_a[4] => ram_block1a19.PORTAADDR4
-address_a[4] => ram_block1a20.PORTAADDR4
-address_a[4] => ram_block1a21.PORTAADDR4
-address_a[4] => ram_block1a22.PORTAADDR4
-address_a[4] => ram_block1a23.PORTAADDR4
-address_a[4] => ram_block1a24.PORTAADDR4
-address_a[4] => ram_block1a25.PORTAADDR4
-address_a[4] => ram_block1a26.PORTAADDR4
-address_a[4] => ram_block1a27.PORTAADDR4
-address_a[4] => ram_block1a28.PORTAADDR4
-address_a[4] => ram_block1a29.PORTAADDR4
-address_a[4] => ram_block1a30.PORTAADDR4
-address_a[4] => ram_block1a31.PORTAADDR4
-address_b[0] => ram_block1a0.PORTBADDR
-address_b[0] => ram_block1a1.PORTBADDR
-address_b[0] => ram_block1a2.PORTBADDR
-address_b[0] => ram_block1a3.PORTBADDR
-address_b[0] => ram_block1a4.PORTBADDR
-address_b[0] => ram_block1a5.PORTBADDR
-address_b[0] => ram_block1a6.PORTBADDR
-address_b[0] => ram_block1a7.PORTBADDR
-address_b[0] => ram_block1a8.PORTBADDR
-address_b[0] => ram_block1a9.PORTBADDR
-address_b[0] => ram_block1a10.PORTBADDR
-address_b[0] => ram_block1a11.PORTBADDR
-address_b[0] => ram_block1a12.PORTBADDR
-address_b[0] => ram_block1a13.PORTBADDR
-address_b[0] => ram_block1a14.PORTBADDR
-address_b[0] => ram_block1a15.PORTBADDR
-address_b[0] => ram_block1a16.PORTBADDR
-address_b[0] => ram_block1a17.PORTBADDR
-address_b[0] => ram_block1a18.PORTBADDR
-address_b[0] => ram_block1a19.PORTBADDR
-address_b[0] => ram_block1a20.PORTBADDR
-address_b[0] => ram_block1a21.PORTBADDR
-address_b[0] => ram_block1a22.PORTBADDR
-address_b[0] => ram_block1a23.PORTBADDR
-address_b[0] => ram_block1a24.PORTBADDR
-address_b[0] => ram_block1a25.PORTBADDR
-address_b[0] => ram_block1a26.PORTBADDR
-address_b[0] => ram_block1a27.PORTBADDR
-address_b[0] => ram_block1a28.PORTBADDR
-address_b[0] => ram_block1a29.PORTBADDR
-address_b[0] => ram_block1a30.PORTBADDR
-address_b[0] => ram_block1a31.PORTBADDR
-address_b[1] => ram_block1a0.PORTBADDR1
-address_b[1] => ram_block1a1.PORTBADDR1
-address_b[1] => ram_block1a2.PORTBADDR1
-address_b[1] => ram_block1a3.PORTBADDR1
-address_b[1] => ram_block1a4.PORTBADDR1
-address_b[1] => ram_block1a5.PORTBADDR1
-address_b[1] => ram_block1a6.PORTBADDR1
-address_b[1] => ram_block1a7.PORTBADDR1
-address_b[1] => ram_block1a8.PORTBADDR1
-address_b[1] => ram_block1a9.PORTBADDR1
-address_b[1] => ram_block1a10.PORTBADDR1
-address_b[1] => ram_block1a11.PORTBADDR1
-address_b[1] => ram_block1a12.PORTBADDR1
-address_b[1] => ram_block1a13.PORTBADDR1
-address_b[1] => ram_block1a14.PORTBADDR1
-address_b[1] => ram_block1a15.PORTBADDR1
-address_b[1] => ram_block1a16.PORTBADDR1
-address_b[1] => ram_block1a17.PORTBADDR1
-address_b[1] => ram_block1a18.PORTBADDR1
-address_b[1] => ram_block1a19.PORTBADDR1
-address_b[1] => ram_block1a20.PORTBADDR1
-address_b[1] => ram_block1a21.PORTBADDR1
-address_b[1] => ram_block1a22.PORTBADDR1
-address_b[1] => ram_block1a23.PORTBADDR1
-address_b[1] => ram_block1a24.PORTBADDR1
-address_b[1] => ram_block1a25.PORTBADDR1
-address_b[1] => ram_block1a26.PORTBADDR1
-address_b[1] => ram_block1a27.PORTBADDR1
-address_b[1] => ram_block1a28.PORTBADDR1
-address_b[1] => ram_block1a29.PORTBADDR1
-address_b[1] => ram_block1a30.PORTBADDR1
-address_b[1] => ram_block1a31.PORTBADDR1
-address_b[2] => ram_block1a0.PORTBADDR2
-address_b[2] => ram_block1a1.PORTBADDR2
-address_b[2] => ram_block1a2.PORTBADDR2
-address_b[2] => ram_block1a3.PORTBADDR2
-address_b[2] => ram_block1a4.PORTBADDR2
-address_b[2] => ram_block1a5.PORTBADDR2
-address_b[2] => ram_block1a6.PORTBADDR2
-address_b[2] => ram_block1a7.PORTBADDR2
-address_b[2] => ram_block1a8.PORTBADDR2
-address_b[2] => ram_block1a9.PORTBADDR2
-address_b[2] => ram_block1a10.PORTBADDR2
-address_b[2] => ram_block1a11.PORTBADDR2
-address_b[2] => ram_block1a12.PORTBADDR2
-address_b[2] => ram_block1a13.PORTBADDR2
-address_b[2] => ram_block1a14.PORTBADDR2
-address_b[2] => ram_block1a15.PORTBADDR2
-address_b[2] => ram_block1a16.PORTBADDR2
-address_b[2] => ram_block1a17.PORTBADDR2
-address_b[2] => ram_block1a18.PORTBADDR2
-address_b[2] => ram_block1a19.PORTBADDR2
-address_b[2] => ram_block1a20.PORTBADDR2
-address_b[2] => ram_block1a21.PORTBADDR2
-address_b[2] => ram_block1a22.PORTBADDR2
-address_b[2] => ram_block1a23.PORTBADDR2
-address_b[2] => ram_block1a24.PORTBADDR2
-address_b[2] => ram_block1a25.PORTBADDR2
-address_b[2] => ram_block1a26.PORTBADDR2
-address_b[2] => ram_block1a27.PORTBADDR2
-address_b[2] => ram_block1a28.PORTBADDR2
-address_b[2] => ram_block1a29.PORTBADDR2
-address_b[2] => ram_block1a30.PORTBADDR2
-address_b[2] => ram_block1a31.PORTBADDR2
-address_b[3] => ram_block1a0.PORTBADDR3
-address_b[3] => ram_block1a1.PORTBADDR3
-address_b[3] => ram_block1a2.PORTBADDR3
-address_b[3] => ram_block1a3.PORTBADDR3
-address_b[3] => ram_block1a4.PORTBADDR3
-address_b[3] => ram_block1a5.PORTBADDR3
-address_b[3] => ram_block1a6.PORTBADDR3
-address_b[3] => ram_block1a7.PORTBADDR3
-address_b[3] => ram_block1a8.PORTBADDR3
-address_b[3] => ram_block1a9.PORTBADDR3
-address_b[3] => ram_block1a10.PORTBADDR3
-address_b[3] => ram_block1a11.PORTBADDR3
-address_b[3] => ram_block1a12.PORTBADDR3
-address_b[3] => ram_block1a13.PORTBADDR3
-address_b[3] => ram_block1a14.PORTBADDR3
-address_b[3] => ram_block1a15.PORTBADDR3
-address_b[3] => ram_block1a16.PORTBADDR3
-address_b[3] => ram_block1a17.PORTBADDR3
-address_b[3] => ram_block1a18.PORTBADDR3
-address_b[3] => ram_block1a19.PORTBADDR3
-address_b[3] => ram_block1a20.PORTBADDR3
-address_b[3] => ram_block1a21.PORTBADDR3
-address_b[3] => ram_block1a22.PORTBADDR3
-address_b[3] => ram_block1a23.PORTBADDR3
-address_b[3] => ram_block1a24.PORTBADDR3
-address_b[3] => ram_block1a25.PORTBADDR3
-address_b[3] => ram_block1a26.PORTBADDR3
-address_b[3] => ram_block1a27.PORTBADDR3
-address_b[3] => ram_block1a28.PORTBADDR3
-address_b[3] => ram_block1a29.PORTBADDR3
-address_b[3] => ram_block1a30.PORTBADDR3
-address_b[3] => ram_block1a31.PORTBADDR3
-address_b[4] => ram_block1a0.PORTBADDR4
-address_b[4] => ram_block1a1.PORTBADDR4
-address_b[4] => ram_block1a2.PORTBADDR4
-address_b[4] => ram_block1a3.PORTBADDR4
-address_b[4] => ram_block1a4.PORTBADDR4
-address_b[4] => ram_block1a5.PORTBADDR4
-address_b[4] => ram_block1a6.PORTBADDR4
-address_b[4] => ram_block1a7.PORTBADDR4
-address_b[4] => ram_block1a8.PORTBADDR4
-address_b[4] => ram_block1a9.PORTBADDR4
-address_b[4] => ram_block1a10.PORTBADDR4
-address_b[4] => ram_block1a11.PORTBADDR4
-address_b[4] => ram_block1a12.PORTBADDR4
-address_b[4] => ram_block1a13.PORTBADDR4
-address_b[4] => ram_block1a14.PORTBADDR4
-address_b[4] => ram_block1a15.PORTBADDR4
-address_b[4] => ram_block1a16.PORTBADDR4
-address_b[4] => ram_block1a17.PORTBADDR4
-address_b[4] => ram_block1a18.PORTBADDR4
-address_b[4] => ram_block1a19.PORTBADDR4
-address_b[4] => ram_block1a20.PORTBADDR4
-address_b[4] => ram_block1a21.PORTBADDR4
-address_b[4] => ram_block1a22.PORTBADDR4
-address_b[4] => ram_block1a23.PORTBADDR4
-address_b[4] => ram_block1a24.PORTBADDR4
-address_b[4] => ram_block1a25.PORTBADDR4
-address_b[4] => ram_block1a26.PORTBADDR4
-address_b[4] => ram_block1a27.PORTBADDR4
-address_b[4] => ram_block1a28.PORTBADDR4
-address_b[4] => ram_block1a29.PORTBADDR4
-address_b[4] => ram_block1a30.PORTBADDR4
-address_b[4] => ram_block1a31.PORTBADDR4
-clock0 => ram_block1a0.CLK0
-clock0 => ram_block1a1.CLK0
-clock0 => ram_block1a2.CLK0
-clock0 => ram_block1a3.CLK0
-clock0 => ram_block1a4.CLK0
-clock0 => ram_block1a5.CLK0
-clock0 => ram_block1a6.CLK0
-clock0 => ram_block1a7.CLK0
-clock0 => ram_block1a8.CLK0
-clock0 => ram_block1a9.CLK0
-clock0 => ram_block1a10.CLK0
-clock0 => ram_block1a11.CLK0
-clock0 => ram_block1a12.CLK0
-clock0 => ram_block1a13.CLK0
-clock0 => ram_block1a14.CLK0
-clock0 => ram_block1a15.CLK0
-clock0 => ram_block1a16.CLK0
-clock0 => ram_block1a17.CLK0
-clock0 => ram_block1a18.CLK0
-clock0 => ram_block1a19.CLK0
-clock0 => ram_block1a20.CLK0
-clock0 => ram_block1a21.CLK0
-clock0 => ram_block1a22.CLK0
-clock0 => ram_block1a23.CLK0
-clock0 => ram_block1a24.CLK0
-clock0 => ram_block1a25.CLK0
-clock0 => ram_block1a26.CLK0
-clock0 => ram_block1a27.CLK0
-clock0 => ram_block1a28.CLK0
-clock0 => ram_block1a29.CLK0
-clock0 => ram_block1a30.CLK0
-clock0 => ram_block1a31.CLK0
-data_a[0] => ram_block1a0.PORTADATAIN
-data_a[1] => ram_block1a1.PORTADATAIN
-data_a[2] => ram_block1a2.PORTADATAIN
-data_a[3] => ram_block1a3.PORTADATAIN
-data_a[4] => ram_block1a4.PORTADATAIN
-data_a[5] => ram_block1a5.PORTADATAIN
-data_a[6] => ram_block1a6.PORTADATAIN
-data_a[7] => ram_block1a7.PORTADATAIN
-data_a[8] => ram_block1a8.PORTADATAIN
-data_a[9] => ram_block1a9.PORTADATAIN
-data_a[10] => ram_block1a10.PORTADATAIN
-data_a[11] => ram_block1a11.PORTADATAIN
-data_a[12] => ram_block1a12.PORTADATAIN
-data_a[13] => ram_block1a13.PORTADATAIN
-data_a[14] => ram_block1a14.PORTADATAIN
-data_a[15] => ram_block1a15.PORTADATAIN
-data_a[16] => ram_block1a16.PORTADATAIN
-data_a[17] => ram_block1a17.PORTADATAIN
-data_a[18] => ram_block1a18.PORTADATAIN
-data_a[19] => ram_block1a19.PORTADATAIN
-data_a[20] => ram_block1a20.PORTADATAIN
-data_a[21] => ram_block1a21.PORTADATAIN
-data_a[22] => ram_block1a22.PORTADATAIN
-data_a[23] => ram_block1a23.PORTADATAIN
-data_a[24] => ram_block1a24.PORTADATAIN
-data_a[25] => ram_block1a25.PORTADATAIN
-data_a[26] => ram_block1a26.PORTADATAIN
-data_a[27] => ram_block1a27.PORTADATAIN
-data_a[28] => ram_block1a28.PORTADATAIN
-data_a[29] => ram_block1a29.PORTADATAIN
-data_a[30] => ram_block1a30.PORTADATAIN
-data_a[31] => ram_block1a31.PORTADATAIN
-q_b[0] <= ram_block1a0.PORTBDATAOUT
-q_b[1] <= ram_block1a1.PORTBDATAOUT
-q_b[2] <= ram_block1a2.PORTBDATAOUT
-q_b[3] <= ram_block1a3.PORTBDATAOUT
-q_b[4] <= ram_block1a4.PORTBDATAOUT
-q_b[5] <= ram_block1a5.PORTBDATAOUT
-q_b[6] <= ram_block1a6.PORTBDATAOUT
-q_b[7] <= ram_block1a7.PORTBDATAOUT
-q_b[8] <= ram_block1a8.PORTBDATAOUT
-q_b[9] <= ram_block1a9.PORTBDATAOUT
-q_b[10] <= ram_block1a10.PORTBDATAOUT
-q_b[11] <= ram_block1a11.PORTBDATAOUT
-q_b[12] <= ram_block1a12.PORTBDATAOUT
-q_b[13] <= ram_block1a13.PORTBDATAOUT
-q_b[14] <= ram_block1a14.PORTBDATAOUT
-q_b[15] <= ram_block1a15.PORTBDATAOUT
-q_b[16] <= ram_block1a16.PORTBDATAOUT
-q_b[17] <= ram_block1a17.PORTBDATAOUT
-q_b[18] <= ram_block1a18.PORTBDATAOUT
-q_b[19] <= ram_block1a19.PORTBDATAOUT
-q_b[20] <= ram_block1a20.PORTBDATAOUT
-q_b[21] <= ram_block1a21.PORTBDATAOUT
-q_b[22] <= ram_block1a22.PORTBDATAOUT
-q_b[23] <= ram_block1a23.PORTBDATAOUT
-q_b[24] <= ram_block1a24.PORTBDATAOUT
-q_b[25] <= ram_block1a25.PORTBDATAOUT
-q_b[26] <= ram_block1a26.PORTBDATAOUT
-q_b[27] <= ram_block1a27.PORTBDATAOUT
-q_b[28] <= ram_block1a28.PORTBDATAOUT
-q_b[29] <= ram_block1a29.PORTBDATAOUT
-q_b[30] <= ram_block1a30.PORTBDATAOUT
-q_b[31] <= ram_block1a31.PORTBDATAOUT
-wren_a => ram_block1a0.PORTAWE
-wren_a => ram_block1a1.PORTAWE
-wren_a => ram_block1a2.PORTAWE
-wren_a => ram_block1a3.PORTAWE
-wren_a => ram_block1a4.PORTAWE
-wren_a => ram_block1a5.PORTAWE
-wren_a => ram_block1a6.PORTAWE
-wren_a => ram_block1a7.PORTAWE
-wren_a => ram_block1a8.PORTAWE
-wren_a => ram_block1a9.PORTAWE
-wren_a => ram_block1a10.PORTAWE
-wren_a => ram_block1a11.PORTAWE
-wren_a => ram_block1a12.PORTAWE
-wren_a => ram_block1a13.PORTAWE
-wren_a => ram_block1a14.PORTAWE
-wren_a => ram_block1a15.PORTAWE
-wren_a => ram_block1a16.PORTAWE
-wren_a => ram_block1a17.PORTAWE
-wren_a => ram_block1a18.PORTAWE
-wren_a => ram_block1a19.PORTAWE
-wren_a => ram_block1a20.PORTAWE
-wren_a => ram_block1a21.PORTAWE
-wren_a => ram_block1a22.PORTAWE
-wren_a => ram_block1a23.PORTAWE
-wren_a => ram_block1a24.PORTAWE
-wren_a => ram_block1a25.PORTAWE
-wren_a => ram_block1a26.PORTAWE
-wren_a => ram_block1a27.PORTAWE
-wren_a => ram_block1a28.PORTAWE
-wren_a => ram_block1a29.PORTAWE
-wren_a => ram_block1a30.PORTAWE
-wren_a => ram_block1a31.PORTAWE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci
-D_valid => D_valid.IN1
-E_st_data[0] => E_st_data[0].IN1
-E_st_data[1] => E_st_data[1].IN1
-E_st_data[2] => E_st_data[2].IN1
-E_st_data[3] => E_st_data[3].IN1
-E_st_data[4] => E_st_data[4].IN1
-E_st_data[5] => E_st_data[5].IN1
-E_st_data[6] => E_st_data[6].IN1
-E_st_data[7] => E_st_data[7].IN1
-E_st_data[8] => E_st_data[8].IN1
-E_st_data[9] => E_st_data[9].IN1
-E_st_data[10] => E_st_data[10].IN1
-E_st_data[11] => E_st_data[11].IN1
-E_st_data[12] => E_st_data[12].IN1
-E_st_data[13] => E_st_data[13].IN1
-E_st_data[14] => E_st_data[14].IN1
-E_st_data[15] => E_st_data[15].IN1
-E_st_data[16] => E_st_data[16].IN1
-E_st_data[17] => E_st_data[17].IN1
-E_st_data[18] => E_st_data[18].IN1
-E_st_data[19] => E_st_data[19].IN1
-E_st_data[20] => E_st_data[20].IN1
-E_st_data[21] => E_st_data[21].IN1
-E_st_data[22] => E_st_data[22].IN1
-E_st_data[23] => E_st_data[23].IN1
-E_st_data[24] => E_st_data[24].IN1
-E_st_data[25] => E_st_data[25].IN1
-E_st_data[26] => E_st_data[26].IN1
-E_st_data[27] => E_st_data[27].IN1
-E_st_data[28] => E_st_data[28].IN1
-E_st_data[29] => E_st_data[29].IN1
-E_st_data[30] => E_st_data[30].IN1
-E_st_data[31] => E_st_data[31].IN1
-E_valid => E_valid.IN1
-F_pc[0] => F_pc[0].IN1
-F_pc[1] => F_pc[1].IN1
-F_pc[2] => F_pc[2].IN1
-F_pc[3] => F_pc[3].IN1
-F_pc[4] => F_pc[4].IN1
-F_pc[5] => F_pc[5].IN1
-F_pc[6] => F_pc[6].IN1
-F_pc[7] => F_pc[7].IN1
-F_pc[8] => F_pc[8].IN1
-F_pc[9] => F_pc[9].IN1
-F_pc[10] => F_pc[10].IN1
-F_pc[11] => F_pc[11].IN1
-F_pc[12] => F_pc[12].IN1
-F_pc[13] => F_pc[13].IN1
-F_pc[14] => F_pc[14].IN1
-F_pc[15] => F_pc[15].IN1
-F_pc[16] => F_pc[16].IN1
-address_nxt[0] => address[0].DATAIN
-address_nxt[1] => address[1].DATAIN
-address_nxt[2] => address[2].DATAIN
-address_nxt[3] => address[3].DATAIN
-address_nxt[4] => address[4].DATAIN
-address_nxt[5] => address[5].DATAIN
-address_nxt[6] => address[6].DATAIN
-address_nxt[7] => address[7].DATAIN
-address_nxt[8] => address[8].DATAIN
-av_ld_data_aligned_filtered[0] => av_ld_data_aligned_filtered[0].IN1
-av_ld_data_aligned_filtered[1] => av_ld_data_aligned_filtered[1].IN1
-av_ld_data_aligned_filtered[2] => av_ld_data_aligned_filtered[2].IN1
-av_ld_data_aligned_filtered[3] => av_ld_data_aligned_filtered[3].IN1
-av_ld_data_aligned_filtered[4] => av_ld_data_aligned_filtered[4].IN1
-av_ld_data_aligned_filtered[5] => av_ld_data_aligned_filtered[5].IN1
-av_ld_data_aligned_filtered[6] => av_ld_data_aligned_filtered[6].IN1
-av_ld_data_aligned_filtered[7] => av_ld_data_aligned_filtered[7].IN1
-av_ld_data_aligned_filtered[8] => av_ld_data_aligned_filtered[8].IN1
-av_ld_data_aligned_filtered[9] => av_ld_data_aligned_filtered[9].IN1
-av_ld_data_aligned_filtered[10] => av_ld_data_aligned_filtered[10].IN1
-av_ld_data_aligned_filtered[11] => av_ld_data_aligned_filtered[11].IN1
-av_ld_data_aligned_filtered[12] => av_ld_data_aligned_filtered[12].IN1
-av_ld_data_aligned_filtered[13] => av_ld_data_aligned_filtered[13].IN1
-av_ld_data_aligned_filtered[14] => av_ld_data_aligned_filtered[14].IN1
-av_ld_data_aligned_filtered[15] => av_ld_data_aligned_filtered[15].IN1
-av_ld_data_aligned_filtered[16] => av_ld_data_aligned_filtered[16].IN1
-av_ld_data_aligned_filtered[17] => av_ld_data_aligned_filtered[17].IN1
-av_ld_data_aligned_filtered[18] => av_ld_data_aligned_filtered[18].IN1
-av_ld_data_aligned_filtered[19] => av_ld_data_aligned_filtered[19].IN1
-av_ld_data_aligned_filtered[20] => av_ld_data_aligned_filtered[20].IN1
-av_ld_data_aligned_filtered[21] => av_ld_data_aligned_filtered[21].IN1
-av_ld_data_aligned_filtered[22] => av_ld_data_aligned_filtered[22].IN1
-av_ld_data_aligned_filtered[23] => av_ld_data_aligned_filtered[23].IN1
-av_ld_data_aligned_filtered[24] => av_ld_data_aligned_filtered[24].IN1
-av_ld_data_aligned_filtered[25] => av_ld_data_aligned_filtered[25].IN1
-av_ld_data_aligned_filtered[26] => av_ld_data_aligned_filtered[26].IN1
-av_ld_data_aligned_filtered[27] => av_ld_data_aligned_filtered[27].IN1
-av_ld_data_aligned_filtered[28] => av_ld_data_aligned_filtered[28].IN1
-av_ld_data_aligned_filtered[29] => av_ld_data_aligned_filtered[29].IN1
-av_ld_data_aligned_filtered[30] => av_ld_data_aligned_filtered[30].IN1
-av_ld_data_aligned_filtered[31] => av_ld_data_aligned_filtered[31].IN1
-byteenable_nxt[0] => byteenable[0].DATAIN
-byteenable_nxt[1] => byteenable[1].DATAIN
-byteenable_nxt[2] => byteenable[2].DATAIN
-byteenable_nxt[3] => byteenable[3].DATAIN
-clk => clk.IN12
-d_address[0] => d_address[0].IN1
-d_address[1] => d_address[1].IN1
-d_address[2] => d_address[2].IN1
-d_address[3] => d_address[3].IN1
-d_address[4] => d_address[4].IN1
-d_address[5] => d_address[5].IN1
-d_address[6] => d_address[6].IN1
-d_address[7] => d_address[7].IN1
-d_address[8] => d_address[8].IN1
-d_address[9] => d_address[9].IN1
-d_address[10] => d_address[10].IN1
-d_address[11] => d_address[11].IN1
-d_address[12] => d_address[12].IN1
-d_address[13] => d_address[13].IN1
-d_address[14] => d_address[14].IN1
-d_address[15] => d_address[15].IN1
-d_address[16] => d_address[16].IN1
-d_address[17] => d_address[17].IN1
-d_address[18] => d_address[18].IN1
-d_read => d_read.IN1
-d_waitrequest => d_waitrequest.IN1
-d_write => d_write.IN1
-debugaccess_nxt => debugaccess.DATAIN
-hbreak_enabled => hbreak_enabled.IN1
-read_nxt => read.DATAA
-reset => reset.IN1
-reset_n => reset_n.IN7
-test_ending => test_ending.IN1
-test_has_ended => test_has_ended.IN1
-write_nxt => write.DATAA
-writedata_nxt[0] => writedata[0].DATAIN
-writedata_nxt[1] => writedata[1].DATAIN
-writedata_nxt[2] => writedata[2].DATAIN
-writedata_nxt[3] => writedata[3].DATAIN
-writedata_nxt[4] => writedata[4].DATAIN
-writedata_nxt[5] => writedata[5].DATAIN
-writedata_nxt[6] => writedata[6].DATAIN
-writedata_nxt[7] => writedata[7].DATAIN
-writedata_nxt[8] => writedata[8].DATAIN
-writedata_nxt[9] => writedata[9].DATAIN
-writedata_nxt[10] => writedata[10].DATAIN
-writedata_nxt[11] => writedata[11].DATAIN
-writedata_nxt[12] => writedata[12].DATAIN
-writedata_nxt[13] => writedata[13].DATAIN
-writedata_nxt[14] => writedata[14].DATAIN
-writedata_nxt[15] => writedata[15].DATAIN
-writedata_nxt[16] => writedata[16].DATAIN
-writedata_nxt[17] => writedata[17].DATAIN
-writedata_nxt[18] => writedata[18].DATAIN
-writedata_nxt[19] => writedata[19].DATAIN
-writedata_nxt[20] => writedata[20].DATAIN
-writedata_nxt[21] => writedata[21].DATAIN
-writedata_nxt[22] => writedata[22].DATAIN
-writedata_nxt[23] => writedata[23].DATAIN
-writedata_nxt[24] => writedata[24].DATAIN
-writedata_nxt[25] => writedata[25].DATAIN
-writedata_nxt[26] => writedata[26].DATAIN
-writedata_nxt[27] => writedata[27].DATAIN
-writedata_nxt[28] => writedata[28].DATAIN
-writedata_nxt[29] => writedata[29].DATAIN
-writedata_nxt[30] => writedata[30].DATAIN
-writedata_nxt[31] => writedata[31].DATAIN
-jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
-oci_hbreak_req <= nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug.oci_hbreak_req
-oci_ienable[0] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[1] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[2] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[3] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[4] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[5] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[6] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[7] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[8] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[9] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[10] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[11] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[12] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[13] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[14] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[15] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[16] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[17] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[18] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[19] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[20] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[21] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[22] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[23] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[24] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[25] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[26] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[27] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[28] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[29] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[30] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_ienable[31] <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_ienable
-oci_single_step_mode <= nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg.oci_single_step_mode
-readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-resetrequest <= nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug.resetrequest
-waitrequest <= nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem.waitrequest
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug
-clk => clk.IN1
-dbrk_break => oci_hbreak_req.IN1
-debugreq => always0.IN0
-debugreq => oci_hbreak_req.IN1
-hbreak_enabled => always0.IN1
-hbreak_enabled => debugack.DATAIN
-jdo[0] => ~NO_FANOUT~
-jdo[1] => ~NO_FANOUT~
-jdo[2] => ~NO_FANOUT~
-jdo[3] => ~NO_FANOUT~
-jdo[4] => ~NO_FANOUT~
-jdo[5] => ~NO_FANOUT~
-jdo[6] => ~NO_FANOUT~
-jdo[7] => ~NO_FANOUT~
-jdo[8] => ~NO_FANOUT~
-jdo[9] => ~NO_FANOUT~
-jdo[10] => ~NO_FANOUT~
-jdo[11] => ~NO_FANOUT~
-jdo[12] => ~NO_FANOUT~
-jdo[13] => ~NO_FANOUT~
-jdo[14] => ~NO_FANOUT~
-jdo[15] => ~NO_FANOUT~
-jdo[16] => ~NO_FANOUT~
-jdo[17] => ~NO_FANOUT~
-jdo[18] => break_on_reset.OUTPUTSELECT
-jdo[19] => break_on_reset.OUTPUTSELECT
-jdo[20] => jtag_break.OUTPUTSELECT
-jdo[21] => jtag_break.OUTPUTSELECT
-jdo[22] => resetrequest~reg0.DATAIN
-jdo[23] => always1.IN0
-jdo[24] => resetlatch.OUTPUTSELECT
-jdo[25] => always1.IN0
-jdo[26] => ~NO_FANOUT~
-jdo[27] => ~NO_FANOUT~
-jdo[28] => ~NO_FANOUT~
-jdo[29] => ~NO_FANOUT~
-jdo[30] => ~NO_FANOUT~
-jdo[31] => ~NO_FANOUT~
-jdo[32] => ~NO_FANOUT~
-jdo[33] => ~NO_FANOUT~
-jdo[34] => ~NO_FANOUT~
-jdo[35] => ~NO_FANOUT~
-jdo[36] => ~NO_FANOUT~
-jdo[37] => ~NO_FANOUT~
-jrst_n => unxcomplemented_resetxx0.IN1
-ocireg_ers => always1.IN0
-ocireg_mrs => always1.IN0
-reset => reset.IN1
-st_ready_test_idle => monitor_go.OUTPUTSELECT
-take_action_ocimem_a => jtag_break.OUTPUTSELECT
-take_action_ocimem_a => resetlatch.OUTPUTSELECT
-take_action_ocimem_a => always1.IN1
-take_action_ocimem_a => always1.IN1
-take_action_ocimem_a => break_on_reset.ENA
-take_action_ocimem_a => resetrequest~reg0.ENA
-take_action_ocireg => always1.IN1
-take_action_ocireg => always1.IN1
-xbrk_break => oci_hbreak_req.IN1
-debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
-monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
-monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
-monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
-resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
-resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
-clk => dreg[0].CLK
-clk => din_s1.CLK
-reset_n => dreg[0].ACLR
-reset_n => din_s1.ACLR
-din => din_s1.DATAIN
-dout <= dout.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem
-address[0] => ociram_addr.DATAA
-address[1] => ociram_addr.DATAA
-address[2] => ociram_addr.DATAA
-address[3] => ociram_addr.DATAA
-address[4] => ociram_addr.DATAA
-address[5] => ociram_addr.DATAA
-address[6] => ociram_addr.DATAA
-address[7] => ociram_addr.DATAA
-address[8] => waitrequest.IN1
-address[8] => avalon_ram_wr.IN0
-byteenable[0] => ociram_byteenable.DATAA
-byteenable[1] => ociram_byteenable.DATAA
-byteenable[2] => ociram_byteenable.DATAA
-byteenable[3] => ociram_byteenable.DATAA
-clk => clk.IN1
-debugaccess => avalon_ram_wr.IN1
-jdo[0] => ~NO_FANOUT~
-jdo[1] => ~NO_FANOUT~
-jdo[2] => ~NO_FANOUT~
-jdo[3] => MonDReg.DATAB
-jdo[4] => MonDReg.DATAB
-jdo[5] => MonDReg.DATAB
-jdo[6] => MonDReg.DATAB
-jdo[7] => MonDReg.DATAB
-jdo[8] => MonDReg.DATAB
-jdo[9] => MonDReg.DATAB
-jdo[10] => MonDReg.DATAB
-jdo[11] => MonDReg.DATAB
-jdo[12] => MonDReg.DATAB
-jdo[13] => MonDReg.DATAB
-jdo[14] => MonDReg.DATAB
-jdo[15] => MonDReg.DATAB
-jdo[16] => MonDReg.DATAB
-jdo[17] => MonDReg.DATAB
-jdo[17] => MonAReg.DATAB
-jdo[17] => jtag_ram_rd.DATAB
-jdo[17] => jtag_ram_access.DATAB
-jdo[18] => MonDReg.DATAB
-jdo[19] => MonDReg.DATAB
-jdo[20] => MonDReg.DATAB
-jdo[21] => MonDReg.DATAB
-jdo[22] => MonDReg.DATAB
-jdo[23] => MonDReg.DATAB
-jdo[24] => MonDReg.DATAB
-jdo[25] => MonDReg.DATAB
-jdo[26] => MonDReg.DATAB
-jdo[26] => MonAReg.DATAB
-jdo[27] => MonDReg.DATAB
-jdo[27] => MonAReg.DATAB
-jdo[28] => MonDReg.DATAB
-jdo[28] => MonAReg.DATAB
-jdo[29] => MonDReg.DATAB
-jdo[29] => MonAReg.DATAB
-jdo[30] => MonDReg.DATAB
-jdo[30] => MonAReg.DATAB
-jdo[31] => MonDReg.DATAB
-jdo[31] => MonAReg.DATAB
-jdo[32] => MonDReg.DATAB
-jdo[32] => MonAReg.DATAB
-jdo[33] => MonDReg.DATAB
-jdo[33] => MonAReg.DATAB
-jdo[34] => MonDReg.DATAB
-jdo[35] => ~NO_FANOUT~
-jdo[36] => ~NO_FANOUT~
-jdo[37] => ~NO_FANOUT~
-jrst_n => avalon_ociram_readdata_ready.ACLR
-jrst_n => waitrequest~reg0.PRESET
-jrst_n => MonDReg[0]~reg0.ACLR
-jrst_n => MonDReg[1]~reg0.ACLR
-jrst_n => MonDReg[2]~reg0.ACLR
-jrst_n => MonDReg[3]~reg0.ACLR
-jrst_n => MonDReg[4]~reg0.ACLR
-jrst_n => MonDReg[5]~reg0.ACLR
-jrst_n => MonDReg[6]~reg0.ACLR
-jrst_n => MonDReg[7]~reg0.ACLR
-jrst_n => MonDReg[8]~reg0.ACLR
-jrst_n => MonDReg[9]~reg0.ACLR
-jrst_n => MonDReg[10]~reg0.ACLR
-jrst_n => MonDReg[11]~reg0.ACLR
-jrst_n => MonDReg[12]~reg0.ACLR
-jrst_n => MonDReg[13]~reg0.ACLR
-jrst_n => MonDReg[14]~reg0.ACLR
-jrst_n => MonDReg[15]~reg0.ACLR
-jrst_n => MonDReg[16]~reg0.ACLR
-jrst_n => MonDReg[17]~reg0.ACLR
-jrst_n => MonDReg[18]~reg0.ACLR
-jrst_n => MonDReg[19]~reg0.ACLR
-jrst_n => MonDReg[20]~reg0.ACLR
-jrst_n => MonDReg[21]~reg0.ACLR
-jrst_n => MonDReg[22]~reg0.ACLR
-jrst_n => MonDReg[23]~reg0.ACLR
-jrst_n => MonDReg[24]~reg0.ACLR
-jrst_n => MonDReg[25]~reg0.ACLR
-jrst_n => MonDReg[26]~reg0.ACLR
-jrst_n => MonDReg[27]~reg0.ACLR
-jrst_n => MonDReg[28]~reg0.ACLR
-jrst_n => MonDReg[29]~reg0.ACLR
-jrst_n => MonDReg[30]~reg0.ACLR
-jrst_n => MonDReg[31]~reg0.ACLR
-jrst_n => MonAReg[2].ACLR
-jrst_n => MonAReg[3].ACLR
-jrst_n => MonAReg[4].ACLR
-jrst_n => MonAReg[5].ACLR
-jrst_n => MonAReg[6].ACLR
-jrst_n => MonAReg[7].ACLR
-jrst_n => MonAReg[8].ACLR
-jrst_n => MonAReg[9].ACLR
-jrst_n => MonAReg[10].ACLR
-jrst_n => jtag_ram_access.ACLR
-jrst_n => jtag_ram_rd_d1.ACLR
-jrst_n => jtag_ram_rd.ACLR
-jrst_n => jtag_ram_wr.ACLR
-jrst_n => jtag_rd_d1.ACLR
-jrst_n => jtag_rd.ACLR
-read => avalon_ociram_readdata_ready.OUTPUTSELECT
-read => waitrequest.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_action_ocimem_a => jtag_rd.OUTPUTSELECT
-take_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
-take_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => MonDReg.OUTPUTSELECT
-take_action_ocimem_a => jtag_ram_wr.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonAReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => MonDReg.OUTPUTSELECT
-take_action_ocimem_b => jtag_ram_wr.OUTPUTSELECT
-take_action_ocimem_b => jtag_rd.OUTPUTSELECT
-take_action_ocimem_b => jtag_ram_rd.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
-take_no_action_ocimem_a => jtag_rd.OUTPUTSELECT
-take_no_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
-take_no_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
-take_no_action_ocimem_a => jtag_ram_wr.ENA
-take_no_action_ocimem_a => MonDReg[31]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[30]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[29]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[28]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[27]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[26]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[25]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[24]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[23]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[22]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[21]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[20]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[19]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[18]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[17]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[16]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[15]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[14]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[13]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[12]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[11]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[10]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[9]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[8]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[7]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[6]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[5]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[4]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[3]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[2]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[1]~reg0.ENA
-take_no_action_ocimem_a => MonDReg[0]~reg0.ENA
-write => waitrequest.OUTPUTSELECT
-write => avalon_ociram_readdata_ready.OUTPUTSELECT
-write => avalon_ram_wr.IN1
-writedata[0] => ociram_wr_data.DATAA
-writedata[1] => ociram_wr_data.DATAA
-writedata[2] => ociram_wr_data.DATAA
-writedata[3] => ociram_wr_data.DATAA
-writedata[4] => ociram_wr_data.DATAA
-writedata[5] => ociram_wr_data.DATAA
-writedata[6] => ociram_wr_data.DATAA
-writedata[7] => ociram_wr_data.DATAA
-writedata[8] => ociram_wr_data.DATAA
-writedata[9] => ociram_wr_data.DATAA
-writedata[10] => ociram_wr_data.DATAA
-writedata[11] => ociram_wr_data.DATAA
-writedata[12] => ociram_wr_data.DATAA
-writedata[13] => ociram_wr_data.DATAA
-writedata[14] => ociram_wr_data.DATAA
-writedata[15] => ociram_wr_data.DATAA
-writedata[16] => ociram_wr_data.DATAA
-writedata[17] => ociram_wr_data.DATAA
-writedata[18] => ociram_wr_data.DATAA
-writedata[19] => ociram_wr_data.DATAA
-writedata[20] => ociram_wr_data.DATAA
-writedata[21] => ociram_wr_data.DATAA
-writedata[22] => ociram_wr_data.DATAA
-writedata[23] => ociram_wr_data.DATAA
-writedata[24] => ociram_wr_data.DATAA
-writedata[25] => ociram_wr_data.DATAA
-writedata[26] => ociram_wr_data.DATAA
-writedata[27] => ociram_wr_data.DATAA
-writedata[28] => ociram_wr_data.DATAA
-writedata[29] => ociram_wr_data.DATAA
-writedata[30] => ociram_wr_data.DATAA
-writedata[31] => ociram_wr_data.DATAA
-MonDReg[0] <= MonDReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[1] <= MonDReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[2] <= MonDReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[3] <= MonDReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[4] <= MonDReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[5] <= MonDReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[6] <= MonDReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[7] <= MonDReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[8] <= MonDReg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[9] <= MonDReg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[10] <= MonDReg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[11] <= MonDReg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[12] <= MonDReg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[13] <= MonDReg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[14] <= MonDReg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[15] <= MonDReg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[16] <= MonDReg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[17] <= MonDReg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[18] <= MonDReg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[19] <= MonDReg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[20] <= MonDReg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[21] <= MonDReg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[22] <= MonDReg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[23] <= MonDReg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[24] <= MonDReg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[25] <= MonDReg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[26] <= MonDReg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[27] <= MonDReg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[28] <= MonDReg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[29] <= MonDReg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[30] <= MonDReg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-MonDReg[31] <= MonDReg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-ociram_readdata[0] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[1] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[2] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[3] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[4] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[5] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[6] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[7] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[8] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[9] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[10] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[11] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[12] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[13] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[14] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[15] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[16] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[17] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[18] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[19] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[20] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[21] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[22] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[23] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[24] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[25] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[26] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[27] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[28] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[29] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[30] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-ociram_readdata[31] <= nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram.q
-waitrequest <= waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem|nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram
-address[0] => address[0].IN1
-address[1] => address[1].IN1
-address[2] => address[2].IN1
-address[3] => address[3].IN1
-address[4] => address[4].IN1
-address[5] => address[5].IN1
-address[6] => address[6].IN1
-address[7] => address[7].IN1
-byteenable[0] => byteenable[0].IN1
-byteenable[1] => byteenable[1].IN1
-byteenable[2] => byteenable[2].IN1
-byteenable[3] => byteenable[3].IN1
-clock => clock.IN1
-data[0] => data[0].IN1
-data[1] => data[1].IN1
-data[2] => data[2].IN1
-data[3] => data[3].IN1
-data[4] => data[4].IN1
-data[5] => data[5].IN1
-data[6] => data[6].IN1
-data[7] => data[7].IN1
-data[8] => data[8].IN1
-data[9] => data[9].IN1
-data[10] => data[10].IN1
-data[11] => data[11].IN1
-data[12] => data[12].IN1
-data[13] => data[13].IN1
-data[14] => data[14].IN1
-data[15] => data[15].IN1
-data[16] => data[16].IN1
-data[17] => data[17].IN1
-data[18] => data[18].IN1
-data[19] => data[19].IN1
-data[20] => data[20].IN1
-data[21] => data[21].IN1
-data[22] => data[22].IN1
-data[23] => data[23].IN1
-data[24] => data[24].IN1
-data[25] => data[25].IN1
-data[26] => data[26].IN1
-data[27] => data[27].IN1
-data[28] => data[28].IN1
-data[29] => data[29].IN1
-data[30] => data[30].IN1
-data[31] => data[31].IN1
-wren => wren.IN1
-q[0] <= altsyncram:the_altsyncram.q_a
-q[1] <= altsyncram:the_altsyncram.q_a
-q[2] <= altsyncram:the_altsyncram.q_a
-q[3] <= altsyncram:the_altsyncram.q_a
-q[4] <= altsyncram:the_altsyncram.q_a
-q[5] <= altsyncram:the_altsyncram.q_a
-q[6] <= altsyncram:the_altsyncram.q_a
-q[7] <= altsyncram:the_altsyncram.q_a
-q[8] <= altsyncram:the_altsyncram.q_a
-q[9] <= altsyncram:the_altsyncram.q_a
-q[10] <= altsyncram:the_altsyncram.q_a
-q[11] <= altsyncram:the_altsyncram.q_a
-q[12] <= altsyncram:the_altsyncram.q_a
-q[13] <= altsyncram:the_altsyncram.q_a
-q[14] <= altsyncram:the_altsyncram.q_a
-q[15] <= altsyncram:the_altsyncram.q_a
-q[16] <= altsyncram:the_altsyncram.q_a
-q[17] <= altsyncram:the_altsyncram.q_a
-q[18] <= altsyncram:the_altsyncram.q_a
-q[19] <= altsyncram:the_altsyncram.q_a
-q[20] <= altsyncram:the_altsyncram.q_a
-q[21] <= altsyncram:the_altsyncram.q_a
-q[22] <= altsyncram:the_altsyncram.q_a
-q[23] <= altsyncram:the_altsyncram.q_a
-q[24] <= altsyncram:the_altsyncram.q_a
-q[25] <= altsyncram:the_altsyncram.q_a
-q[26] <= altsyncram:the_altsyncram.q_a
-q[27] <= altsyncram:the_altsyncram.q_a
-q[28] <= altsyncram:the_altsyncram.q_a
-q[29] <= altsyncram:the_altsyncram.q_a
-q[30] <= altsyncram:the_altsyncram.q_a
-q[31] <= altsyncram:the_altsyncram.q_a
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem|nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram
-wren_a => altsyncram_4891:auto_generated.wren_a
-rden_a => ~NO_FANOUT~
-wren_b => ~NO_FANOUT~
-rden_b => ~NO_FANOUT~
-data_a[0] => altsyncram_4891:auto_generated.data_a[0]
-data_a[1] => altsyncram_4891:auto_generated.data_a[1]
-data_a[2] => altsyncram_4891:auto_generated.data_a[2]
-data_a[3] => altsyncram_4891:auto_generated.data_a[3]
-data_a[4] => altsyncram_4891:auto_generated.data_a[4]
-data_a[5] => altsyncram_4891:auto_generated.data_a[5]
-data_a[6] => altsyncram_4891:auto_generated.data_a[6]
-data_a[7] => altsyncram_4891:auto_generated.data_a[7]
-data_a[8] => altsyncram_4891:auto_generated.data_a[8]
-data_a[9] => altsyncram_4891:auto_generated.data_a[9]
-data_a[10] => altsyncram_4891:auto_generated.data_a[10]
-data_a[11] => altsyncram_4891:auto_generated.data_a[11]
-data_a[12] => altsyncram_4891:auto_generated.data_a[12]
-data_a[13] => altsyncram_4891:auto_generated.data_a[13]
-data_a[14] => altsyncram_4891:auto_generated.data_a[14]
-data_a[15] => altsyncram_4891:auto_generated.data_a[15]
-data_a[16] => altsyncram_4891:auto_generated.data_a[16]
-data_a[17] => altsyncram_4891:auto_generated.data_a[17]
-data_a[18] => altsyncram_4891:auto_generated.data_a[18]
-data_a[19] => altsyncram_4891:auto_generated.data_a[19]
-data_a[20] => altsyncram_4891:auto_generated.data_a[20]
-data_a[21] => altsyncram_4891:auto_generated.data_a[21]
-data_a[22] => altsyncram_4891:auto_generated.data_a[22]
-data_a[23] => altsyncram_4891:auto_generated.data_a[23]
-data_a[24] => altsyncram_4891:auto_generated.data_a[24]
-data_a[25] => altsyncram_4891:auto_generated.data_a[25]
-data_a[26] => altsyncram_4891:auto_generated.data_a[26]
-data_a[27] => altsyncram_4891:auto_generated.data_a[27]
-data_a[28] => altsyncram_4891:auto_generated.data_a[28]
-data_a[29] => altsyncram_4891:auto_generated.data_a[29]
-data_a[30] => altsyncram_4891:auto_generated.data_a[30]
-data_a[31] => altsyncram_4891:auto_generated.data_a[31]
-data_b[0] => ~NO_FANOUT~
-address_a[0] => altsyncram_4891:auto_generated.address_a[0]
-address_a[1] => altsyncram_4891:auto_generated.address_a[1]
-address_a[2] => altsyncram_4891:auto_generated.address_a[2]
-address_a[3] => altsyncram_4891:auto_generated.address_a[3]
-address_a[4] => altsyncram_4891:auto_generated.address_a[4]
-address_a[5] => altsyncram_4891:auto_generated.address_a[5]
-address_a[6] => altsyncram_4891:auto_generated.address_a[6]
-address_a[7] => altsyncram_4891:auto_generated.address_a[7]
-address_b[0] => ~NO_FANOUT~
-addressstall_a => ~NO_FANOUT~
-addressstall_b => ~NO_FANOUT~
-clock0 => altsyncram_4891:auto_generated.clock0
-clock1 => ~NO_FANOUT~
-clocken0 => ~NO_FANOUT~
-clocken1 => ~NO_FANOUT~
-clocken2 => ~NO_FANOUT~
-clocken3 => ~NO_FANOUT~
-aclr0 => ~NO_FANOUT~
-aclr1 => ~NO_FANOUT~
-byteena_a[0] => altsyncram_4891:auto_generated.byteena_a[0]
-byteena_a[1] => altsyncram_4891:auto_generated.byteena_a[1]
-byteena_a[2] => altsyncram_4891:auto_generated.byteena_a[2]
-byteena_a[3] => altsyncram_4891:auto_generated.byteena_a[3]
-byteena_b[0] => ~NO_FANOUT~
-q_a[0] <= altsyncram_4891:auto_generated.q_a[0]
-q_a[1] <= altsyncram_4891:auto_generated.q_a[1]
-q_a[2] <= altsyncram_4891:auto_generated.q_a[2]
-q_a[3] <= altsyncram_4891:auto_generated.q_a[3]
-q_a[4] <= altsyncram_4891:auto_generated.q_a[4]
-q_a[5] <= altsyncram_4891:auto_generated.q_a[5]
-q_a[6] <= altsyncram_4891:auto_generated.q_a[6]
-q_a[7] <= altsyncram_4891:auto_generated.q_a[7]
-q_a[8] <= altsyncram_4891:auto_generated.q_a[8]
-q_a[9] <= altsyncram_4891:auto_generated.q_a[9]
-q_a[10] <= altsyncram_4891:auto_generated.q_a[10]
-q_a[11] <= altsyncram_4891:auto_generated.q_a[11]
-q_a[12] <= altsyncram_4891:auto_generated.q_a[12]
-q_a[13] <= altsyncram_4891:auto_generated.q_a[13]
-q_a[14] <= altsyncram_4891:auto_generated.q_a[14]
-q_a[15] <= altsyncram_4891:auto_generated.q_a[15]
-q_a[16] <= altsyncram_4891:auto_generated.q_a[16]
-q_a[17] <= altsyncram_4891:auto_generated.q_a[17]
-q_a[18] <= altsyncram_4891:auto_generated.q_a[18]
-q_a[19] <= altsyncram_4891:auto_generated.q_a[19]
-q_a[20] <= altsyncram_4891:auto_generated.q_a[20]
-q_a[21] <= altsyncram_4891:auto_generated.q_a[21]
-q_a[22] <= altsyncram_4891:auto_generated.q_a[22]
-q_a[23] <= altsyncram_4891:auto_generated.q_a[23]
-q_a[24] <= altsyncram_4891:auto_generated.q_a[24]
-q_a[25] <= altsyncram_4891:auto_generated.q_a[25]
-q_a[26] <= altsyncram_4891:auto_generated.q_a[26]
-q_a[27] <= altsyncram_4891:auto_generated.q_a[27]
-q_a[28] <= altsyncram_4891:auto_generated.q_a[28]
-q_a[29] <= altsyncram_4891:auto_generated.q_a[29]
-q_a[30] <= altsyncram_4891:auto_generated.q_a[30]
-q_a[31] <= altsyncram_4891:auto_generated.q_a[31]
-q_b[0] <=
-eccstatus[0] <=
-eccstatus[1] <=
-eccstatus[2] <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem|nios_system_nios2_processor_ociram_sp_ram_module:nios_system_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4891:auto_generated
-address_a[0] => ram_block1a0.PORTAADDR
-address_a[0] => ram_block1a1.PORTAADDR
-address_a[0] => ram_block1a2.PORTAADDR
-address_a[0] => ram_block1a3.PORTAADDR
-address_a[0] => ram_block1a4.PORTAADDR
-address_a[0] => ram_block1a5.PORTAADDR
-address_a[0] => ram_block1a6.PORTAADDR
-address_a[0] => ram_block1a7.PORTAADDR
-address_a[0] => ram_block1a8.PORTAADDR
-address_a[0] => ram_block1a9.PORTAADDR
-address_a[0] => ram_block1a10.PORTAADDR
-address_a[0] => ram_block1a11.PORTAADDR
-address_a[0] => ram_block1a12.PORTAADDR
-address_a[0] => ram_block1a13.PORTAADDR
-address_a[0] => ram_block1a14.PORTAADDR
-address_a[0] => ram_block1a15.PORTAADDR
-address_a[0] => ram_block1a16.PORTAADDR
-address_a[0] => ram_block1a17.PORTAADDR
-address_a[0] => ram_block1a18.PORTAADDR
-address_a[0] => ram_block1a19.PORTAADDR
-address_a[0] => ram_block1a20.PORTAADDR
-address_a[0] => ram_block1a21.PORTAADDR
-address_a[0] => ram_block1a22.PORTAADDR
-address_a[0] => ram_block1a23.PORTAADDR
-address_a[0] => ram_block1a24.PORTAADDR
-address_a[0] => ram_block1a25.PORTAADDR
-address_a[0] => ram_block1a26.PORTAADDR
-address_a[0] => ram_block1a27.PORTAADDR
-address_a[0] => ram_block1a28.PORTAADDR
-address_a[0] => ram_block1a29.PORTAADDR
-address_a[0] => ram_block1a30.PORTAADDR
-address_a[0] => ram_block1a31.PORTAADDR
-address_a[1] => ram_block1a0.PORTAADDR1
-address_a[1] => ram_block1a1.PORTAADDR1
-address_a[1] => ram_block1a2.PORTAADDR1
-address_a[1] => ram_block1a3.PORTAADDR1
-address_a[1] => ram_block1a4.PORTAADDR1
-address_a[1] => ram_block1a5.PORTAADDR1
-address_a[1] => ram_block1a6.PORTAADDR1
-address_a[1] => ram_block1a7.PORTAADDR1
-address_a[1] => ram_block1a8.PORTAADDR1
-address_a[1] => ram_block1a9.PORTAADDR1
-address_a[1] => ram_block1a10.PORTAADDR1
-address_a[1] => ram_block1a11.PORTAADDR1
-address_a[1] => ram_block1a12.PORTAADDR1
-address_a[1] => ram_block1a13.PORTAADDR1
-address_a[1] => ram_block1a14.PORTAADDR1
-address_a[1] => ram_block1a15.PORTAADDR1
-address_a[1] => ram_block1a16.PORTAADDR1
-address_a[1] => ram_block1a17.PORTAADDR1
-address_a[1] => ram_block1a18.PORTAADDR1
-address_a[1] => ram_block1a19.PORTAADDR1
-address_a[1] => ram_block1a20.PORTAADDR1
-address_a[1] => ram_block1a21.PORTAADDR1
-address_a[1] => ram_block1a22.PORTAADDR1
-address_a[1] => ram_block1a23.PORTAADDR1
-address_a[1] => ram_block1a24.PORTAADDR1
-address_a[1] => ram_block1a25.PORTAADDR1
-address_a[1] => ram_block1a26.PORTAADDR1
-address_a[1] => ram_block1a27.PORTAADDR1
-address_a[1] => ram_block1a28.PORTAADDR1
-address_a[1] => ram_block1a29.PORTAADDR1
-address_a[1] => ram_block1a30.PORTAADDR1
-address_a[1] => ram_block1a31.PORTAADDR1
-address_a[2] => ram_block1a0.PORTAADDR2
-address_a[2] => ram_block1a1.PORTAADDR2
-address_a[2] => ram_block1a2.PORTAADDR2
-address_a[2] => ram_block1a3.PORTAADDR2
-address_a[2] => ram_block1a4.PORTAADDR2
-address_a[2] => ram_block1a5.PORTAADDR2
-address_a[2] => ram_block1a6.PORTAADDR2
-address_a[2] => ram_block1a7.PORTAADDR2
-address_a[2] => ram_block1a8.PORTAADDR2
-address_a[2] => ram_block1a9.PORTAADDR2
-address_a[2] => ram_block1a10.PORTAADDR2
-address_a[2] => ram_block1a11.PORTAADDR2
-address_a[2] => ram_block1a12.PORTAADDR2
-address_a[2] => ram_block1a13.PORTAADDR2
-address_a[2] => ram_block1a14.PORTAADDR2
-address_a[2] => ram_block1a15.PORTAADDR2
-address_a[2] => ram_block1a16.PORTAADDR2
-address_a[2] => ram_block1a17.PORTAADDR2
-address_a[2] => ram_block1a18.PORTAADDR2
-address_a[2] => ram_block1a19.PORTAADDR2
-address_a[2] => ram_block1a20.PORTAADDR2
-address_a[2] => ram_block1a21.PORTAADDR2
-address_a[2] => ram_block1a22.PORTAADDR2
-address_a[2] => ram_block1a23.PORTAADDR2
-address_a[2] => ram_block1a24.PORTAADDR2
-address_a[2] => ram_block1a25.PORTAADDR2
-address_a[2] => ram_block1a26.PORTAADDR2
-address_a[2] => ram_block1a27.PORTAADDR2
-address_a[2] => ram_block1a28.PORTAADDR2
-address_a[2] => ram_block1a29.PORTAADDR2
-address_a[2] => ram_block1a30.PORTAADDR2
-address_a[2] => ram_block1a31.PORTAADDR2
-address_a[3] => ram_block1a0.PORTAADDR3
-address_a[3] => ram_block1a1.PORTAADDR3
-address_a[3] => ram_block1a2.PORTAADDR3
-address_a[3] => ram_block1a3.PORTAADDR3
-address_a[3] => ram_block1a4.PORTAADDR3
-address_a[3] => ram_block1a5.PORTAADDR3
-address_a[3] => ram_block1a6.PORTAADDR3
-address_a[3] => ram_block1a7.PORTAADDR3
-address_a[3] => ram_block1a8.PORTAADDR3
-address_a[3] => ram_block1a9.PORTAADDR3
-address_a[3] => ram_block1a10.PORTAADDR3
-address_a[3] => ram_block1a11.PORTAADDR3
-address_a[3] => ram_block1a12.PORTAADDR3
-address_a[3] => ram_block1a13.PORTAADDR3
-address_a[3] => ram_block1a14.PORTAADDR3
-address_a[3] => ram_block1a15.PORTAADDR3
-address_a[3] => ram_block1a16.PORTAADDR3
-address_a[3] => ram_block1a17.PORTAADDR3
-address_a[3] => ram_block1a18.PORTAADDR3
-address_a[3] => ram_block1a19.PORTAADDR3
-address_a[3] => ram_block1a20.PORTAADDR3
-address_a[3] => ram_block1a21.PORTAADDR3
-address_a[3] => ram_block1a22.PORTAADDR3
-address_a[3] => ram_block1a23.PORTAADDR3
-address_a[3] => ram_block1a24.PORTAADDR3
-address_a[3] => ram_block1a25.PORTAADDR3
-address_a[3] => ram_block1a26.PORTAADDR3
-address_a[3] => ram_block1a27.PORTAADDR3
-address_a[3] => ram_block1a28.PORTAADDR3
-address_a[3] => ram_block1a29.PORTAADDR3
-address_a[3] => ram_block1a30.PORTAADDR3
-address_a[3] => ram_block1a31.PORTAADDR3
-address_a[4] => ram_block1a0.PORTAADDR4
-address_a[4] => ram_block1a1.PORTAADDR4
-address_a[4] => ram_block1a2.PORTAADDR4
-address_a[4] => ram_block1a3.PORTAADDR4
-address_a[4] => ram_block1a4.PORTAADDR4
-address_a[4] => ram_block1a5.PORTAADDR4
-address_a[4] => ram_block1a6.PORTAADDR4
-address_a[4] => ram_block1a7.PORTAADDR4
-address_a[4] => ram_block1a8.PORTAADDR4
-address_a[4] => ram_block1a9.PORTAADDR4
-address_a[4] => ram_block1a10.PORTAADDR4
-address_a[4] => ram_block1a11.PORTAADDR4
-address_a[4] => ram_block1a12.PORTAADDR4
-address_a[4] => ram_block1a13.PORTAADDR4
-address_a[4] => ram_block1a14.PORTAADDR4
-address_a[4] => ram_block1a15.PORTAADDR4
-address_a[4] => ram_block1a16.PORTAADDR4
-address_a[4] => ram_block1a17.PORTAADDR4
-address_a[4] => ram_block1a18.PORTAADDR4
-address_a[4] => ram_block1a19.PORTAADDR4
-address_a[4] => ram_block1a20.PORTAADDR4
-address_a[4] => ram_block1a21.PORTAADDR4
-address_a[4] => ram_block1a22.PORTAADDR4
-address_a[4] => ram_block1a23.PORTAADDR4
-address_a[4] => ram_block1a24.PORTAADDR4
-address_a[4] => ram_block1a25.PORTAADDR4
-address_a[4] => ram_block1a26.PORTAADDR4
-address_a[4] => ram_block1a27.PORTAADDR4
-address_a[4] => ram_block1a28.PORTAADDR4
-address_a[4] => ram_block1a29.PORTAADDR4
-address_a[4] => ram_block1a30.PORTAADDR4
-address_a[4] => ram_block1a31.PORTAADDR4
-address_a[5] => ram_block1a0.PORTAADDR5
-address_a[5] => ram_block1a1.PORTAADDR5
-address_a[5] => ram_block1a2.PORTAADDR5
-address_a[5] => ram_block1a3.PORTAADDR5
-address_a[5] => ram_block1a4.PORTAADDR5
-address_a[5] => ram_block1a5.PORTAADDR5
-address_a[5] => ram_block1a6.PORTAADDR5
-address_a[5] => ram_block1a7.PORTAADDR5
-address_a[5] => ram_block1a8.PORTAADDR5
-address_a[5] => ram_block1a9.PORTAADDR5
-address_a[5] => ram_block1a10.PORTAADDR5
-address_a[5] => ram_block1a11.PORTAADDR5
-address_a[5] => ram_block1a12.PORTAADDR5
-address_a[5] => ram_block1a13.PORTAADDR5
-address_a[5] => ram_block1a14.PORTAADDR5
-address_a[5] => ram_block1a15.PORTAADDR5
-address_a[5] => ram_block1a16.PORTAADDR5
-address_a[5] => ram_block1a17.PORTAADDR5
-address_a[5] => ram_block1a18.PORTAADDR5
-address_a[5] => ram_block1a19.PORTAADDR5
-address_a[5] => ram_block1a20.PORTAADDR5
-address_a[5] => ram_block1a21.PORTAADDR5
-address_a[5] => ram_block1a22.PORTAADDR5
-address_a[5] => ram_block1a23.PORTAADDR5
-address_a[5] => ram_block1a24.PORTAADDR5
-address_a[5] => ram_block1a25.PORTAADDR5
-address_a[5] => ram_block1a26.PORTAADDR5
-address_a[5] => ram_block1a27.PORTAADDR5
-address_a[5] => ram_block1a28.PORTAADDR5
-address_a[5] => ram_block1a29.PORTAADDR5
-address_a[5] => ram_block1a30.PORTAADDR5
-address_a[5] => ram_block1a31.PORTAADDR5
-address_a[6] => ram_block1a0.PORTAADDR6
-address_a[6] => ram_block1a1.PORTAADDR6
-address_a[6] => ram_block1a2.PORTAADDR6
-address_a[6] => ram_block1a3.PORTAADDR6
-address_a[6] => ram_block1a4.PORTAADDR6
-address_a[6] => ram_block1a5.PORTAADDR6
-address_a[6] => ram_block1a6.PORTAADDR6
-address_a[6] => ram_block1a7.PORTAADDR6
-address_a[6] => ram_block1a8.PORTAADDR6
-address_a[6] => ram_block1a9.PORTAADDR6
-address_a[6] => ram_block1a10.PORTAADDR6
-address_a[6] => ram_block1a11.PORTAADDR6
-address_a[6] => ram_block1a12.PORTAADDR6
-address_a[6] => ram_block1a13.PORTAADDR6
-address_a[6] => ram_block1a14.PORTAADDR6
-address_a[6] => ram_block1a15.PORTAADDR6
-address_a[6] => ram_block1a16.PORTAADDR6
-address_a[6] => ram_block1a17.PORTAADDR6
-address_a[6] => ram_block1a18.PORTAADDR6
-address_a[6] => ram_block1a19.PORTAADDR6
-address_a[6] => ram_block1a20.PORTAADDR6
-address_a[6] => ram_block1a21.PORTAADDR6
-address_a[6] => ram_block1a22.PORTAADDR6
-address_a[6] => ram_block1a23.PORTAADDR6
-address_a[6] => ram_block1a24.PORTAADDR6
-address_a[6] => ram_block1a25.PORTAADDR6
-address_a[6] => ram_block1a26.PORTAADDR6
-address_a[6] => ram_block1a27.PORTAADDR6
-address_a[6] => ram_block1a28.PORTAADDR6
-address_a[6] => ram_block1a29.PORTAADDR6
-address_a[6] => ram_block1a30.PORTAADDR6
-address_a[6] => ram_block1a31.PORTAADDR6
-address_a[7] => ram_block1a0.PORTAADDR7
-address_a[7] => ram_block1a1.PORTAADDR7
-address_a[7] => ram_block1a2.PORTAADDR7
-address_a[7] => ram_block1a3.PORTAADDR7
-address_a[7] => ram_block1a4.PORTAADDR7
-address_a[7] => ram_block1a5.PORTAADDR7
-address_a[7] => ram_block1a6.PORTAADDR7
-address_a[7] => ram_block1a7.PORTAADDR7
-address_a[7] => ram_block1a8.PORTAADDR7
-address_a[7] => ram_block1a9.PORTAADDR7
-address_a[7] => ram_block1a10.PORTAADDR7
-address_a[7] => ram_block1a11.PORTAADDR7
-address_a[7] => ram_block1a12.PORTAADDR7
-address_a[7] => ram_block1a13.PORTAADDR7
-address_a[7] => ram_block1a14.PORTAADDR7
-address_a[7] => ram_block1a15.PORTAADDR7
-address_a[7] => ram_block1a16.PORTAADDR7
-address_a[7] => ram_block1a17.PORTAADDR7
-address_a[7] => ram_block1a18.PORTAADDR7
-address_a[7] => ram_block1a19.PORTAADDR7
-address_a[7] => ram_block1a20.PORTAADDR7
-address_a[7] => ram_block1a21.PORTAADDR7
-address_a[7] => ram_block1a22.PORTAADDR7
-address_a[7] => ram_block1a23.PORTAADDR7
-address_a[7] => ram_block1a24.PORTAADDR7
-address_a[7] => ram_block1a25.PORTAADDR7
-address_a[7] => ram_block1a26.PORTAADDR7
-address_a[7] => ram_block1a27.PORTAADDR7
-address_a[7] => ram_block1a28.PORTAADDR7
-address_a[7] => ram_block1a29.PORTAADDR7
-address_a[7] => ram_block1a30.PORTAADDR7
-address_a[7] => ram_block1a31.PORTAADDR7
-byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
-clock0 => ram_block1a0.CLK0
-clock0 => ram_block1a1.CLK0
-clock0 => ram_block1a2.CLK0
-clock0 => ram_block1a3.CLK0
-clock0 => ram_block1a4.CLK0
-clock0 => ram_block1a5.CLK0
-clock0 => ram_block1a6.CLK0
-clock0 => ram_block1a7.CLK0
-clock0 => ram_block1a8.CLK0
-clock0 => ram_block1a9.CLK0
-clock0 => ram_block1a10.CLK0
-clock0 => ram_block1a11.CLK0
-clock0 => ram_block1a12.CLK0
-clock0 => ram_block1a13.CLK0
-clock0 => ram_block1a14.CLK0
-clock0 => ram_block1a15.CLK0
-clock0 => ram_block1a16.CLK0
-clock0 => ram_block1a17.CLK0
-clock0 => ram_block1a18.CLK0
-clock0 => ram_block1a19.CLK0
-clock0 => ram_block1a20.CLK0
-clock0 => ram_block1a21.CLK0
-clock0 => ram_block1a22.CLK0
-clock0 => ram_block1a23.CLK0
-clock0 => ram_block1a24.CLK0
-clock0 => ram_block1a25.CLK0
-clock0 => ram_block1a26.CLK0
-clock0 => ram_block1a27.CLK0
-clock0 => ram_block1a28.CLK0
-clock0 => ram_block1a29.CLK0
-clock0 => ram_block1a30.CLK0
-clock0 => ram_block1a31.CLK0
-data_a[0] => ram_block1a0.PORTADATAIN
-data_a[1] => ram_block1a1.PORTADATAIN
-data_a[2] => ram_block1a2.PORTADATAIN
-data_a[3] => ram_block1a3.PORTADATAIN
-data_a[4] => ram_block1a4.PORTADATAIN
-data_a[5] => ram_block1a5.PORTADATAIN
-data_a[6] => ram_block1a6.PORTADATAIN
-data_a[7] => ram_block1a7.PORTADATAIN
-data_a[8] => ram_block1a8.PORTADATAIN
-data_a[9] => ram_block1a9.PORTADATAIN
-data_a[10] => ram_block1a10.PORTADATAIN
-data_a[11] => ram_block1a11.PORTADATAIN
-data_a[12] => ram_block1a12.PORTADATAIN
-data_a[13] => ram_block1a13.PORTADATAIN
-data_a[14] => ram_block1a14.PORTADATAIN
-data_a[15] => ram_block1a15.PORTADATAIN
-data_a[16] => ram_block1a16.PORTADATAIN
-data_a[17] => ram_block1a17.PORTADATAIN
-data_a[18] => ram_block1a18.PORTADATAIN
-data_a[19] => ram_block1a19.PORTADATAIN
-data_a[20] => ram_block1a20.PORTADATAIN
-data_a[21] => ram_block1a21.PORTADATAIN
-data_a[22] => ram_block1a22.PORTADATAIN
-data_a[23] => ram_block1a23.PORTADATAIN
-data_a[24] => ram_block1a24.PORTADATAIN
-data_a[25] => ram_block1a25.PORTADATAIN
-data_a[26] => ram_block1a26.PORTADATAIN
-data_a[27] => ram_block1a27.PORTADATAIN
-data_a[28] => ram_block1a28.PORTADATAIN
-data_a[29] => ram_block1a29.PORTADATAIN
-data_a[30] => ram_block1a30.PORTADATAIN
-data_a[31] => ram_block1a31.PORTADATAIN
-q_a[0] <= ram_block1a0.PORTADATAOUT
-q_a[1] <= ram_block1a1.PORTADATAOUT
-q_a[2] <= ram_block1a2.PORTADATAOUT
-q_a[3] <= ram_block1a3.PORTADATAOUT
-q_a[4] <= ram_block1a4.PORTADATAOUT
-q_a[5] <= ram_block1a5.PORTADATAOUT
-q_a[6] <= ram_block1a6.PORTADATAOUT
-q_a[7] <= ram_block1a7.PORTADATAOUT
-q_a[8] <= ram_block1a8.PORTADATAOUT
-q_a[9] <= ram_block1a9.PORTADATAOUT
-q_a[10] <= ram_block1a10.PORTADATAOUT
-q_a[11] <= ram_block1a11.PORTADATAOUT
-q_a[12] <= ram_block1a12.PORTADATAOUT
-q_a[13] <= ram_block1a13.PORTADATAOUT
-q_a[14] <= ram_block1a14.PORTADATAOUT
-q_a[15] <= ram_block1a15.PORTADATAOUT
-q_a[16] <= ram_block1a16.PORTADATAOUT
-q_a[17] <= ram_block1a17.PORTADATAOUT
-q_a[18] <= ram_block1a18.PORTADATAOUT
-q_a[19] <= ram_block1a19.PORTADATAOUT
-q_a[20] <= ram_block1a20.PORTADATAOUT
-q_a[21] <= ram_block1a21.PORTADATAOUT
-q_a[22] <= ram_block1a22.PORTADATAOUT
-q_a[23] <= ram_block1a23.PORTADATAOUT
-q_a[24] <= ram_block1a24.PORTADATAOUT
-q_a[25] <= ram_block1a25.PORTADATAOUT
-q_a[26] <= ram_block1a26.PORTADATAOUT
-q_a[27] <= ram_block1a27.PORTADATAOUT
-q_a[28] <= ram_block1a28.PORTADATAOUT
-q_a[29] <= ram_block1a29.PORTADATAOUT
-q_a[30] <= ram_block1a30.PORTADATAOUT
-q_a[31] <= ram_block1a31.PORTADATAOUT
-wren_a => ram_block1a0.PORTAWE
-wren_a => ram_block1a1.PORTAWE
-wren_a => ram_block1a2.PORTAWE
-wren_a => ram_block1a3.PORTAWE
-wren_a => ram_block1a4.PORTAWE
-wren_a => ram_block1a5.PORTAWE
-wren_a => ram_block1a6.PORTAWE
-wren_a => ram_block1a7.PORTAWE
-wren_a => ram_block1a8.PORTAWE
-wren_a => ram_block1a9.PORTAWE
-wren_a => ram_block1a10.PORTAWE
-wren_a => ram_block1a11.PORTAWE
-wren_a => ram_block1a12.PORTAWE
-wren_a => ram_block1a13.PORTAWE
-wren_a => ram_block1a14.PORTAWE
-wren_a => ram_block1a15.PORTAWE
-wren_a => ram_block1a16.PORTAWE
-wren_a => ram_block1a17.PORTAWE
-wren_a => ram_block1a18.PORTAWE
-wren_a => ram_block1a19.PORTAWE
-wren_a => ram_block1a20.PORTAWE
-wren_a => ram_block1a21.PORTAWE
-wren_a => ram_block1a22.PORTAWE
-wren_a => ram_block1a23.PORTAWE
-wren_a => ram_block1a24.PORTAWE
-wren_a => ram_block1a25.PORTAWE
-wren_a => ram_block1a26.PORTAWE
-wren_a => ram_block1a27.PORTAWE
-wren_a => ram_block1a28.PORTAWE
-wren_a => ram_block1a29.PORTAWE
-wren_a => ram_block1a30.PORTAWE
-wren_a => ram_block1a31.PORTAWE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_avalon_reg:the_nios_system_nios2_processor_nios2_avalon_reg
-address[0] => Equal0.IN8
-address[0] => Equal1.IN1
-address[1] => Equal0.IN7
-address[1] => Equal1.IN8
-address[2] => Equal0.IN6
-address[2] => Equal1.IN7
-address[3] => Equal0.IN5
-address[3] => Equal1.IN6
-address[4] => Equal0.IN4
-address[4] => Equal1.IN5
-address[5] => Equal0.IN3
-address[5] => Equal1.IN4
-address[6] => Equal0.IN2
-address[6] => Equal1.IN3
-address[7] => Equal0.IN1
-address[7] => Equal1.IN2
-address[8] => Equal0.IN0
-address[8] => Equal1.IN0
-clk => oci_ienable[0]~reg0.CLK
-clk => oci_ienable[1]~reg0.CLK
-clk => oci_ienable[2]~reg0.CLK
-clk => oci_ienable[3]~reg0.CLK
-clk => oci_ienable[4]~reg0.CLK
-clk => oci_ienable[5]~reg0.CLK
-clk => oci_ienable[6]~reg0.CLK
-clk => oci_ienable[7]~reg0.CLK
-clk => oci_ienable[8]~reg0.CLK
-clk => oci_ienable[9]~reg0.CLK
-clk => oci_ienable[10]~reg0.CLK
-clk => oci_ienable[11]~reg0.CLK
-clk => oci_ienable[12]~reg0.CLK
-clk => oci_ienable[13]~reg0.CLK
-clk => oci_ienable[14]~reg0.CLK
-clk => oci_ienable[15]~reg0.CLK
-clk => oci_ienable[16]~reg0.CLK
-clk => oci_ienable[17]~reg0.CLK
-clk => oci_ienable[18]~reg0.CLK
-clk => oci_ienable[19]~reg0.CLK
-clk => oci_ienable[20]~reg0.CLK
-clk => oci_ienable[21]~reg0.CLK
-clk => oci_ienable[22]~reg0.CLK
-clk => oci_ienable[23]~reg0.CLK
-clk => oci_ienable[24]~reg0.CLK
-clk => oci_ienable[25]~reg0.CLK
-clk => oci_ienable[26]~reg0.CLK
-clk => oci_ienable[27]~reg0.CLK
-clk => oci_ienable[28]~reg0.CLK
-clk => oci_ienable[29]~reg0.CLK
-clk => oci_ienable[30]~reg0.CLK
-clk => oci_ienable[31]~reg0.CLK
-clk => oci_single_step_mode~reg0.CLK
-debugaccess => write_strobe.IN0
-monitor_error => oci_reg_readdata.DATAB
-monitor_go => oci_reg_readdata.DATAB
-monitor_ready => oci_reg_readdata.DATAB
-reset_n => oci_ienable[0]~reg0.ACLR
-reset_n => oci_ienable[1]~reg0.ACLR
-reset_n => oci_ienable[2]~reg0.ACLR
-reset_n => oci_ienable[3]~reg0.ACLR
-reset_n => oci_ienable[4]~reg0.ACLR
-reset_n => oci_ienable[5]~reg0.PRESET
-reset_n => oci_ienable[6]~reg0.ACLR
-reset_n => oci_ienable[7]~reg0.ACLR
-reset_n => oci_ienable[8]~reg0.ACLR
-reset_n => oci_ienable[9]~reg0.ACLR
-reset_n => oci_ienable[10]~reg0.ACLR
-reset_n => oci_ienable[11]~reg0.ACLR
-reset_n => oci_ienable[12]~reg0.ACLR
-reset_n => oci_ienable[13]~reg0.ACLR
-reset_n => oci_ienable[14]~reg0.ACLR
-reset_n => oci_ienable[15]~reg0.ACLR
-reset_n => oci_ienable[16]~reg0.ACLR
-reset_n => oci_ienable[17]~reg0.ACLR
-reset_n => oci_ienable[18]~reg0.ACLR
-reset_n => oci_ienable[19]~reg0.ACLR
-reset_n => oci_ienable[20]~reg0.ACLR
-reset_n => oci_ienable[21]~reg0.ACLR
-reset_n => oci_ienable[22]~reg0.ACLR
-reset_n => oci_ienable[23]~reg0.ACLR
-reset_n => oci_ienable[24]~reg0.ACLR
-reset_n => oci_ienable[25]~reg0.ACLR
-reset_n => oci_ienable[26]~reg0.ACLR
-reset_n => oci_ienable[27]~reg0.ACLR
-reset_n => oci_ienable[28]~reg0.ACLR
-reset_n => oci_ienable[29]~reg0.ACLR
-reset_n => oci_ienable[30]~reg0.ACLR
-reset_n => oci_ienable[31]~reg0.ACLR
-reset_n => oci_single_step_mode~reg0.ACLR
-write => write_strobe.IN1
-writedata[0] => ocireg_mrs.DATAIN
-writedata[1] => ocireg_ers.DATAIN
-writedata[2] => ~NO_FANOUT~
-writedata[3] => oci_single_step_mode~reg0.DATAIN
-writedata[4] => ~NO_FANOUT~
-writedata[5] => oci_ienable[5]~reg0.DATAIN
-writedata[6] => ~NO_FANOUT~
-writedata[7] => ~NO_FANOUT~
-writedata[8] => ~NO_FANOUT~
-writedata[9] => ~NO_FANOUT~
-writedata[10] => ~NO_FANOUT~
-writedata[11] => ~NO_FANOUT~
-writedata[12] => ~NO_FANOUT~
-writedata[13] => ~NO_FANOUT~
-writedata[14] => ~NO_FANOUT~
-writedata[15] => ~NO_FANOUT~
-writedata[16] => ~NO_FANOUT~
-writedata[17] => ~NO_FANOUT~
-writedata[18] => ~NO_FANOUT~
-writedata[19] => ~NO_FANOUT~
-writedata[20] => ~NO_FANOUT~
-writedata[21] => ~NO_FANOUT~
-writedata[22] => ~NO_FANOUT~
-writedata[23] => ~NO_FANOUT~
-writedata[24] => ~NO_FANOUT~
-writedata[25] => ~NO_FANOUT~
-writedata[26] => ~NO_FANOUT~
-writedata[27] => ~NO_FANOUT~
-writedata[28] => ~NO_FANOUT~
-writedata[29] => ~NO_FANOUT~
-writedata[30] => ~NO_FANOUT~
-writedata[31] => ~NO_FANOUT~
-oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
-oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
-ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
-ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
-take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_break:the_nios_system_nios2_processor_nios2_oci_break
-clk => trigger_state.CLK
-clk => break_readreg[0]~reg0.CLK
-clk => break_readreg[1]~reg0.CLK
-clk => break_readreg[2]~reg0.CLK
-clk => break_readreg[3]~reg0.CLK
-clk => break_readreg[4]~reg0.CLK
-clk => break_readreg[5]~reg0.CLK
-clk => break_readreg[6]~reg0.CLK
-clk => break_readreg[7]~reg0.CLK
-clk => break_readreg[8]~reg0.CLK
-clk => break_readreg[9]~reg0.CLK
-clk => break_readreg[10]~reg0.CLK
-clk => break_readreg[11]~reg0.CLK
-clk => break_readreg[12]~reg0.CLK
-clk => break_readreg[13]~reg0.CLK
-clk => break_readreg[14]~reg0.CLK
-clk => break_readreg[15]~reg0.CLK
-clk => break_readreg[16]~reg0.CLK
-clk => break_readreg[17]~reg0.CLK
-clk => break_readreg[18]~reg0.CLK
-clk => break_readreg[19]~reg0.CLK
-clk => break_readreg[20]~reg0.CLK
-clk => break_readreg[21]~reg0.CLK
-clk => break_readreg[22]~reg0.CLK
-clk => break_readreg[23]~reg0.CLK
-clk => break_readreg[24]~reg0.CLK
-clk => break_readreg[25]~reg0.CLK
-clk => break_readreg[26]~reg0.CLK
-clk => break_readreg[27]~reg0.CLK
-clk => break_readreg[28]~reg0.CLK
-clk => break_readreg[29]~reg0.CLK
-clk => break_readreg[30]~reg0.CLK
-clk => break_readreg[31]~reg0.CLK
-clk => trigbrktype~reg0.CLK
-dbrk_break => trigbrktype.OUTPUTSELECT
-dbrk_goto0 => always2.IN0
-dbrk_goto1 => always2.IN0
-jdo[0] => break_readreg.DATAB
-jdo[0] => break_readreg.DATAB
-jdo[0] => break_readreg.DATAB
-jdo[1] => break_readreg.DATAB
-jdo[1] => break_readreg.DATAB
-jdo[1] => break_readreg.DATAB
-jdo[2] => break_readreg.DATAB
-jdo[2] => break_readreg.DATAB
-jdo[2] => break_readreg.DATAB
-jdo[3] => break_readreg.DATAB
-jdo[3] => break_readreg.DATAB
-jdo[3] => break_readreg.DATAB
-jdo[4] => break_readreg.DATAB
-jdo[4] => break_readreg.DATAB
-jdo[4] => break_readreg.DATAB
-jdo[5] => break_readreg.DATAB
-jdo[5] => break_readreg.DATAB
-jdo[5] => break_readreg.DATAB
-jdo[6] => break_readreg.DATAB
-jdo[6] => break_readreg.DATAB
-jdo[6] => break_readreg.DATAB
-jdo[7] => break_readreg.DATAB
-jdo[7] => break_readreg.DATAB
-jdo[7] => break_readreg.DATAB
-jdo[8] => break_readreg.DATAB
-jdo[8] => break_readreg.DATAB
-jdo[8] => break_readreg.DATAB
-jdo[9] => break_readreg.DATAB
-jdo[9] => break_readreg.DATAB
-jdo[9] => break_readreg.DATAB
-jdo[10] => break_readreg.DATAB
-jdo[10] => break_readreg.DATAB
-jdo[10] => break_readreg.DATAB
-jdo[11] => break_readreg.DATAB
-jdo[11] => break_readreg.DATAB
-jdo[11] => break_readreg.DATAB
-jdo[12] => break_readreg.DATAB
-jdo[12] => break_readreg.DATAB
-jdo[12] => break_readreg.DATAB
-jdo[13] => break_readreg.DATAB
-jdo[13] => break_readreg.DATAB
-jdo[13] => break_readreg.DATAB
-jdo[14] => break_readreg.DATAB
-jdo[14] => break_readreg.DATAB
-jdo[14] => break_readreg.DATAB
-jdo[15] => break_readreg.DATAB
-jdo[15] => break_readreg.DATAB
-jdo[15] => break_readreg.DATAB
-jdo[16] => break_readreg.DATAB
-jdo[16] => break_readreg.DATAB
-jdo[16] => break_readreg.DATAB
-jdo[17] => break_readreg.DATAB
-jdo[17] => break_readreg.DATAB
-jdo[17] => break_readreg.DATAB
-jdo[18] => break_readreg.DATAB
-jdo[18] => break_readreg.DATAB
-jdo[18] => break_readreg.DATAB
-jdo[19] => break_readreg.DATAB
-jdo[19] => break_readreg.DATAB
-jdo[19] => break_readreg.DATAB
-jdo[20] => break_readreg.DATAB
-jdo[20] => break_readreg.DATAB
-jdo[20] => break_readreg.DATAB
-jdo[21] => break_readreg.DATAB
-jdo[21] => break_readreg.DATAB
-jdo[21] => break_readreg.DATAB
-jdo[22] => break_readreg.DATAB
-jdo[22] => break_readreg.DATAB
-jdo[22] => break_readreg.DATAB
-jdo[23] => break_readreg.DATAB
-jdo[23] => break_readreg.DATAB
-jdo[23] => break_readreg.DATAB
-jdo[24] => break_readreg.DATAB
-jdo[24] => break_readreg.DATAB
-jdo[24] => break_readreg.DATAB
-jdo[25] => break_readreg.DATAB
-jdo[25] => break_readreg.DATAB
-jdo[25] => break_readreg.DATAB
-jdo[26] => break_readreg.DATAB
-jdo[26] => break_readreg.DATAB
-jdo[26] => break_readreg.DATAB
-jdo[27] => break_readreg.DATAB
-jdo[27] => break_readreg.DATAB
-jdo[27] => break_readreg.DATAB
-jdo[28] => break_readreg.DATAB
-jdo[28] => break_readreg.DATAB
-jdo[28] => break_readreg.DATAB
-jdo[29] => break_readreg.DATAB
-jdo[29] => break_readreg.DATAB
-jdo[29] => break_readreg.DATAB
-jdo[30] => break_readreg.DATAB
-jdo[30] => break_readreg.DATAB
-jdo[30] => break_readreg.DATAB
-jdo[31] => break_readreg.DATAB
-jdo[31] => break_readreg.DATAB
-jdo[31] => break_readreg.DATAB
-jdo[32] => ~NO_FANOUT~
-jdo[33] => ~NO_FANOUT~
-jdo[34] => ~NO_FANOUT~
-jdo[35] => ~NO_FANOUT~
-jdo[36] => ~NO_FANOUT~
-jdo[37] => ~NO_FANOUT~
-jrst_n => break_readreg[0]~reg0.ACLR
-jrst_n => break_readreg[1]~reg0.ACLR
-jrst_n => break_readreg[2]~reg0.ACLR
-jrst_n => break_readreg[3]~reg0.ACLR
-jrst_n => break_readreg[4]~reg0.ACLR
-jrst_n => break_readreg[5]~reg0.ACLR
-jrst_n => break_readreg[6]~reg0.ACLR
-jrst_n => break_readreg[7]~reg0.ACLR
-jrst_n => break_readreg[8]~reg0.ACLR
-jrst_n => break_readreg[9]~reg0.ACLR
-jrst_n => break_readreg[10]~reg0.ACLR
-jrst_n => break_readreg[11]~reg0.ACLR
-jrst_n => break_readreg[12]~reg0.ACLR
-jrst_n => break_readreg[13]~reg0.ACLR
-jrst_n => break_readreg[14]~reg0.ACLR
-jrst_n => break_readreg[15]~reg0.ACLR
-jrst_n => break_readreg[16]~reg0.ACLR
-jrst_n => break_readreg[17]~reg0.ACLR
-jrst_n => break_readreg[18]~reg0.ACLR
-jrst_n => break_readreg[19]~reg0.ACLR
-jrst_n => break_readreg[20]~reg0.ACLR
-jrst_n => break_readreg[21]~reg0.ACLR
-jrst_n => break_readreg[22]~reg0.ACLR
-jrst_n => break_readreg[23]~reg0.ACLR
-jrst_n => break_readreg[24]~reg0.ACLR
-jrst_n => break_readreg[25]~reg0.ACLR
-jrst_n => break_readreg[26]~reg0.ACLR
-jrst_n => break_readreg[27]~reg0.ACLR
-jrst_n => break_readreg[28]~reg0.ACLR
-jrst_n => break_readreg[29]~reg0.ACLR
-jrst_n => break_readreg[30]~reg0.ACLR
-jrst_n => break_readreg[31]~reg0.ACLR
-jrst_n => trigbrktype~reg0.ACLR
-reset_n => trigger_state.ACLR
-take_action_break_a => take_action_any_break.IN0
-take_action_break_b => take_action_any_break.IN1
-take_action_break_c => take_action_any_break.IN1
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_a => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_b => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-take_no_action_break_c => break_readreg.OUTPUTSELECT
-xbrk_goto0 => always2.IN1
-xbrk_goto1 => always2.IN1
-break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_hit0_latch <=
-dbrk_hit1_latch <=
-dbrk_hit2_latch <=
-dbrk_hit3_latch <=
-trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
-trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
-xbrk_ctrl0[0] <=
-xbrk_ctrl0[1] <=
-xbrk_ctrl0[2] <=
-xbrk_ctrl0[3] <=
-xbrk_ctrl0[4] <=
-xbrk_ctrl0[5] <=
-xbrk_ctrl0[6] <=
-xbrk_ctrl0[7] <=
-xbrk_ctrl1[0] <=
-xbrk_ctrl1[1] <=
-xbrk_ctrl1[2] <=
-xbrk_ctrl1[3] <=
-xbrk_ctrl1[4] <=
-xbrk_ctrl1[5] <=
-xbrk_ctrl1[6] <=
-xbrk_ctrl1[7] <=
-xbrk_ctrl2[0] <=
-xbrk_ctrl2[1] <=
-xbrk_ctrl2[2] <=
-xbrk_ctrl2[3] <=
-xbrk_ctrl2[4] <=
-xbrk_ctrl2[5] <=
-xbrk_ctrl2[6] <=
-xbrk_ctrl2[7] <=
-xbrk_ctrl3[0] <=
-xbrk_ctrl3[1] <=
-xbrk_ctrl3[2] <=
-xbrk_ctrl3[3] <=
-xbrk_ctrl3[4] <=
-xbrk_ctrl3[5] <=
-xbrk_ctrl3[6] <=
-xbrk_ctrl3[7] <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_xbrk:the_nios_system_nios2_processor_nios2_oci_xbrk
-D_valid => ~NO_FANOUT~
-E_valid => xbrk_break~reg0.ENA
-F_pc[0] => ~NO_FANOUT~
-F_pc[1] => ~NO_FANOUT~
-F_pc[2] => ~NO_FANOUT~
-F_pc[3] => ~NO_FANOUT~
-F_pc[4] => ~NO_FANOUT~
-F_pc[5] => ~NO_FANOUT~
-F_pc[6] => ~NO_FANOUT~
-F_pc[7] => ~NO_FANOUT~
-F_pc[8] => ~NO_FANOUT~
-F_pc[9] => ~NO_FANOUT~
-F_pc[10] => ~NO_FANOUT~
-F_pc[11] => ~NO_FANOUT~
-F_pc[12] => ~NO_FANOUT~
-F_pc[13] => ~NO_FANOUT~
-F_pc[14] => ~NO_FANOUT~
-F_pc[15] => ~NO_FANOUT~
-F_pc[16] => ~NO_FANOUT~
-clk => xbrk_break~reg0.CLK
-reset_n => xbrk_break~reg0.ACLR
-trigger_state_0 => ~NO_FANOUT~
-trigger_state_1 => ~NO_FANOUT~
-xbrk_ctrl0[0] => ~NO_FANOUT~
-xbrk_ctrl0[1] => ~NO_FANOUT~
-xbrk_ctrl0[2] => ~NO_FANOUT~
-xbrk_ctrl0[3] => ~NO_FANOUT~
-xbrk_ctrl0[4] => ~NO_FANOUT~
-xbrk_ctrl0[5] => ~NO_FANOUT~
-xbrk_ctrl0[6] => ~NO_FANOUT~
-xbrk_ctrl0[7] => ~NO_FANOUT~
-xbrk_ctrl1[0] => ~NO_FANOUT~
-xbrk_ctrl1[1] => ~NO_FANOUT~
-xbrk_ctrl1[2] => ~NO_FANOUT~
-xbrk_ctrl1[3] => ~NO_FANOUT~
-xbrk_ctrl1[4] => ~NO_FANOUT~
-xbrk_ctrl1[5] => ~NO_FANOUT~
-xbrk_ctrl1[6] => ~NO_FANOUT~
-xbrk_ctrl1[7] => ~NO_FANOUT~
-xbrk_ctrl2[0] => ~NO_FANOUT~
-xbrk_ctrl2[1] => ~NO_FANOUT~
-xbrk_ctrl2[2] => ~NO_FANOUT~
-xbrk_ctrl2[3] => ~NO_FANOUT~
-xbrk_ctrl2[4] => ~NO_FANOUT~
-xbrk_ctrl2[5] => ~NO_FANOUT~
-xbrk_ctrl2[6] => ~NO_FANOUT~
-xbrk_ctrl2[7] => ~NO_FANOUT~
-xbrk_ctrl3[0] => ~NO_FANOUT~
-xbrk_ctrl3[1] => ~NO_FANOUT~
-xbrk_ctrl3[2] => ~NO_FANOUT~
-xbrk_ctrl3[3] => ~NO_FANOUT~
-xbrk_ctrl3[4] => ~NO_FANOUT~
-xbrk_ctrl3[5] => ~NO_FANOUT~
-xbrk_ctrl3[6] => ~NO_FANOUT~
-xbrk_ctrl3[7] => ~NO_FANOUT~
-xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
-xbrk_goto0 <=
-xbrk_goto1 <=
-xbrk_traceoff <=
-xbrk_traceon <=
-xbrk_trigout <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_dbrk:the_nios_system_nios2_processor_nios2_oci_dbrk
-E_st_data[0] => cpu_d_writedata[0].DATAIN
-E_st_data[1] => cpu_d_writedata[1].DATAIN
-E_st_data[2] => cpu_d_writedata[2].DATAIN
-E_st_data[3] => cpu_d_writedata[3].DATAIN
-E_st_data[4] => cpu_d_writedata[4].DATAIN
-E_st_data[5] => cpu_d_writedata[5].DATAIN
-E_st_data[6] => cpu_d_writedata[6].DATAIN
-E_st_data[7] => cpu_d_writedata[7].DATAIN
-E_st_data[8] => cpu_d_writedata[8].DATAIN
-E_st_data[9] => cpu_d_writedata[9].DATAIN
-E_st_data[10] => cpu_d_writedata[10].DATAIN
-E_st_data[11] => cpu_d_writedata[11].DATAIN
-E_st_data[12] => cpu_d_writedata[12].DATAIN
-E_st_data[13] => cpu_d_writedata[13].DATAIN
-E_st_data[14] => cpu_d_writedata[14].DATAIN
-E_st_data[15] => cpu_d_writedata[15].DATAIN
-E_st_data[16] => cpu_d_writedata[16].DATAIN
-E_st_data[17] => cpu_d_writedata[17].DATAIN
-E_st_data[18] => cpu_d_writedata[18].DATAIN
-E_st_data[19] => cpu_d_writedata[19].DATAIN
-E_st_data[20] => cpu_d_writedata[20].DATAIN
-E_st_data[21] => cpu_d_writedata[21].DATAIN
-E_st_data[22] => cpu_d_writedata[22].DATAIN
-E_st_data[23] => cpu_d_writedata[23].DATAIN
-E_st_data[24] => cpu_d_writedata[24].DATAIN
-E_st_data[25] => cpu_d_writedata[25].DATAIN
-E_st_data[26] => cpu_d_writedata[26].DATAIN
-E_st_data[27] => cpu_d_writedata[27].DATAIN
-E_st_data[28] => cpu_d_writedata[28].DATAIN
-E_st_data[29] => cpu_d_writedata[29].DATAIN
-E_st_data[30] => cpu_d_writedata[30].DATAIN
-E_st_data[31] => cpu_d_writedata[31].DATAIN
-av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
-av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
-av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
-av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
-av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
-av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
-av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
-av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
-av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
-av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
-av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
-av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
-av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
-av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
-av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
-av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
-av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
-av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
-av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
-av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
-av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
-av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
-av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
-av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
-av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
-av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
-av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
-av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
-av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
-av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
-av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
-av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
-clk => dbrk_goto1~reg0.CLK
-clk => dbrk_goto0~reg0.CLK
-clk => dbrk_traceme~reg0.CLK
-clk => dbrk_traceon~reg0.CLK
-clk => dbrk_traceoff~reg0.CLK
-clk => dbrk_break_pulse.CLK
-clk => dbrk_trigout~reg0.CLK
-clk => dbrk_break~reg0.CLK
-d_address[0] => cpu_d_address[0].DATAIN
-d_address[1] => cpu_d_address[1].DATAIN
-d_address[2] => cpu_d_address[2].DATAIN
-d_address[3] => cpu_d_address[3].DATAIN
-d_address[4] => cpu_d_address[4].DATAIN
-d_address[5] => cpu_d_address[5].DATAIN
-d_address[6] => cpu_d_address[6].DATAIN
-d_address[7] => cpu_d_address[7].DATAIN
-d_address[8] => cpu_d_address[8].DATAIN
-d_address[9] => cpu_d_address[9].DATAIN
-d_address[10] => cpu_d_address[10].DATAIN
-d_address[11] => cpu_d_address[11].DATAIN
-d_address[12] => cpu_d_address[12].DATAIN
-d_address[13] => cpu_d_address[13].DATAIN
-d_address[14] => cpu_d_address[14].DATAIN
-d_address[15] => cpu_d_address[15].DATAIN
-d_address[16] => cpu_d_address[16].DATAIN
-d_address[17] => cpu_d_address[17].DATAIN
-d_address[18] => cpu_d_address[18].DATAIN
-d_read => cpu_d_read.DATAIN
-d_waitrequest => cpu_d_wait.DATAIN
-d_write => cpu_d_write.DATAIN
-debugack => dbrk_break.DATAB
-reset_n => dbrk_goto1~reg0.ACLR
-reset_n => dbrk_goto0~reg0.ACLR
-reset_n => dbrk_traceme~reg0.ACLR
-reset_n => dbrk_traceon~reg0.ACLR
-reset_n => dbrk_traceoff~reg0.ACLR
-reset_n => dbrk_break_pulse.ACLR
-reset_n => dbrk_trigout~reg0.ACLR
-reset_n => dbrk_break~reg0.ACLR
-cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
-cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
-dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_itrace:the_nios_system_nios2_processor_nios2_oci_itrace
-clk => dct_count[0]~reg0.CLK
-clk => dct_count[1]~reg0.CLK
-clk => dct_count[2]~reg0.CLK
-clk => dct_count[3]~reg0.CLK
-clk => dct_buffer[0]~reg0.CLK
-clk => dct_buffer[1]~reg0.CLK
-clk => dct_buffer[2]~reg0.CLK
-clk => dct_buffer[3]~reg0.CLK
-clk => dct_buffer[4]~reg0.CLK
-clk => dct_buffer[5]~reg0.CLK
-clk => dct_buffer[6]~reg0.CLK
-clk => dct_buffer[7]~reg0.CLK
-clk => dct_buffer[8]~reg0.CLK
-clk => dct_buffer[9]~reg0.CLK
-clk => dct_buffer[10]~reg0.CLK
-clk => dct_buffer[11]~reg0.CLK
-clk => dct_buffer[12]~reg0.CLK
-clk => dct_buffer[13]~reg0.CLK
-clk => dct_buffer[14]~reg0.CLK
-clk => dct_buffer[15]~reg0.CLK
-clk => dct_buffer[16]~reg0.CLK
-clk => dct_buffer[17]~reg0.CLK
-clk => dct_buffer[18]~reg0.CLK
-clk => dct_buffer[19]~reg0.CLK
-clk => dct_buffer[20]~reg0.CLK
-clk => dct_buffer[21]~reg0.CLK
-clk => dct_buffer[22]~reg0.CLK
-clk => dct_buffer[23]~reg0.CLK
-clk => dct_buffer[24]~reg0.CLK
-clk => dct_buffer[25]~reg0.CLK
-clk => dct_buffer[26]~reg0.CLK
-clk => dct_buffer[27]~reg0.CLK
-clk => dct_buffer[28]~reg0.CLK
-clk => dct_buffer[29]~reg0.CLK
-clk => itm[0]~reg0.CLK
-clk => itm[1]~reg0.CLK
-clk => itm[2]~reg0.CLK
-clk => itm[3]~reg0.CLK
-clk => itm[4]~reg0.CLK
-clk => itm[5]~reg0.CLK
-clk => itm[6]~reg0.CLK
-clk => itm[7]~reg0.CLK
-clk => itm[8]~reg0.CLK
-clk => itm[9]~reg0.CLK
-clk => itm[10]~reg0.CLK
-clk => itm[11]~reg0.CLK
-clk => itm[12]~reg0.CLK
-clk => itm[13]~reg0.CLK
-clk => itm[14]~reg0.CLK
-clk => itm[15]~reg0.CLK
-clk => itm[16]~reg0.CLK
-clk => itm[17]~reg0.CLK
-clk => itm[18]~reg0.CLK
-clk => itm[19]~reg0.CLK
-clk => itm[20]~reg0.CLK
-clk => itm[21]~reg0.CLK
-clk => itm[22]~reg0.CLK
-clk => itm[23]~reg0.CLK
-clk => itm[24]~reg0.CLK
-clk => itm[25]~reg0.CLK
-clk => itm[26]~reg0.CLK
-clk => itm[27]~reg0.CLK
-clk => itm[28]~reg0.CLK
-clk => itm[29]~reg0.CLK
-clk => itm[30]~reg0.CLK
-clk => itm[31]~reg0.CLK
-clk => itm[32]~reg0.CLK
-clk => itm[33]~reg0.CLK
-clk => itm[34]~reg0.CLK
-clk => itm[35]~reg0.CLK
-dbrk_traceoff => ~NO_FANOUT~
-dbrk_traceon => ~NO_FANOUT~
-jdo[0] => ~NO_FANOUT~
-jdo[1] => ~NO_FANOUT~
-jdo[2] => ~NO_FANOUT~
-jdo[3] => ~NO_FANOUT~
-jdo[4] => ~NO_FANOUT~
-jdo[5] => ~NO_FANOUT~
-jdo[6] => ~NO_FANOUT~
-jdo[7] => ~NO_FANOUT~
-jdo[8] => ~NO_FANOUT~
-jdo[9] => ~NO_FANOUT~
-jdo[10] => ~NO_FANOUT~
-jdo[11] => ~NO_FANOUT~
-jdo[12] => ~NO_FANOUT~
-jdo[13] => ~NO_FANOUT~
-jdo[14] => ~NO_FANOUT~
-jdo[15] => ~NO_FANOUT~
-jrst_n => dct_count[0]~reg0.ACLR
-jrst_n => dct_count[1]~reg0.ACLR
-jrst_n => dct_count[2]~reg0.ACLR
-jrst_n => dct_count[3]~reg0.ACLR
-jrst_n => dct_buffer[0]~reg0.ACLR
-jrst_n => dct_buffer[1]~reg0.ACLR
-jrst_n => dct_buffer[2]~reg0.ACLR
-jrst_n => dct_buffer[3]~reg0.ACLR
-jrst_n => dct_buffer[4]~reg0.ACLR
-jrst_n => dct_buffer[5]~reg0.ACLR
-jrst_n => dct_buffer[6]~reg0.ACLR
-jrst_n => dct_buffer[7]~reg0.ACLR
-jrst_n => dct_buffer[8]~reg0.ACLR
-jrst_n => dct_buffer[9]~reg0.ACLR
-jrst_n => dct_buffer[10]~reg0.ACLR
-jrst_n => dct_buffer[11]~reg0.ACLR
-jrst_n => dct_buffer[12]~reg0.ACLR
-jrst_n => dct_buffer[13]~reg0.ACLR
-jrst_n => dct_buffer[14]~reg0.ACLR
-jrst_n => dct_buffer[15]~reg0.ACLR
-jrst_n => dct_buffer[16]~reg0.ACLR
-jrst_n => dct_buffer[17]~reg0.ACLR
-jrst_n => dct_buffer[18]~reg0.ACLR
-jrst_n => dct_buffer[19]~reg0.ACLR
-jrst_n => dct_buffer[20]~reg0.ACLR
-jrst_n => dct_buffer[21]~reg0.ACLR
-jrst_n => dct_buffer[22]~reg0.ACLR
-jrst_n => dct_buffer[23]~reg0.ACLR
-jrst_n => dct_buffer[24]~reg0.ACLR
-jrst_n => dct_buffer[25]~reg0.ACLR
-jrst_n => dct_buffer[26]~reg0.ACLR
-jrst_n => dct_buffer[27]~reg0.ACLR
-jrst_n => dct_buffer[28]~reg0.ACLR
-jrst_n => dct_buffer[29]~reg0.ACLR
-jrst_n => itm[0]~reg0.ACLR
-jrst_n => itm[1]~reg0.ACLR
-jrst_n => itm[2]~reg0.ACLR
-jrst_n => itm[3]~reg0.ACLR
-jrst_n => itm[4]~reg0.ACLR
-jrst_n => itm[5]~reg0.ACLR
-jrst_n => itm[6]~reg0.ACLR
-jrst_n => itm[7]~reg0.ACLR
-jrst_n => itm[8]~reg0.ACLR
-jrst_n => itm[9]~reg0.ACLR
-jrst_n => itm[10]~reg0.ACLR
-jrst_n => itm[11]~reg0.ACLR
-jrst_n => itm[12]~reg0.ACLR
-jrst_n => itm[13]~reg0.ACLR
-jrst_n => itm[14]~reg0.ACLR
-jrst_n => itm[15]~reg0.ACLR
-jrst_n => itm[16]~reg0.ACLR
-jrst_n => itm[17]~reg0.ACLR
-jrst_n => itm[18]~reg0.ACLR
-jrst_n => itm[19]~reg0.ACLR
-jrst_n => itm[20]~reg0.ACLR
-jrst_n => itm[21]~reg0.ACLR
-jrst_n => itm[22]~reg0.ACLR
-jrst_n => itm[23]~reg0.ACLR
-jrst_n => itm[24]~reg0.ACLR
-jrst_n => itm[25]~reg0.ACLR
-jrst_n => itm[26]~reg0.ACLR
-jrst_n => itm[27]~reg0.ACLR
-jrst_n => itm[28]~reg0.ACLR
-jrst_n => itm[29]~reg0.ACLR
-jrst_n => itm[30]~reg0.ACLR
-jrst_n => itm[31]~reg0.ACLR
-jrst_n => itm[32]~reg0.ACLR
-jrst_n => itm[33]~reg0.ACLR
-jrst_n => itm[34]~reg0.ACLR
-jrst_n => itm[35]~reg0.ACLR
-take_action_tracectrl => ~NO_FANOUT~
-trc_enb => ~NO_FANOUT~
-xbrk_traceoff => ~NO_FANOUT~
-xbrk_traceon => ~NO_FANOUT~
-xbrk_wrap_traceoff => ~NO_FANOUT~
-dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_ctrl[0] <=
-trc_ctrl[1] <=
-trc_ctrl[2] <=
-trc_ctrl[3] <=
-trc_ctrl[4] <=
-trc_ctrl[5] <=
-trc_ctrl[6] <=
-trc_ctrl[7] <=
-trc_ctrl[8] <=
-trc_ctrl[9] <=
-trc_ctrl[10] <=
-trc_ctrl[11] <=
-trc_ctrl[12] <=
-trc_ctrl[13] <=
-trc_ctrl[14] <=
-trc_ctrl[15] <=
-trc_on <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_dtrace:the_nios_system_nios2_processor_nios2_oci_dtrace
-clk => dtm[0]~reg0.CLK
-clk => dtm[1]~reg0.CLK
-clk => dtm[2]~reg0.CLK
-clk => dtm[3]~reg0.CLK
-clk => dtm[4]~reg0.CLK
-clk => dtm[5]~reg0.CLK
-clk => dtm[6]~reg0.CLK
-clk => dtm[7]~reg0.CLK
-clk => dtm[8]~reg0.CLK
-clk => dtm[9]~reg0.CLK
-clk => dtm[10]~reg0.CLK
-clk => dtm[11]~reg0.CLK
-clk => dtm[12]~reg0.CLK
-clk => dtm[13]~reg0.CLK
-clk => dtm[14]~reg0.CLK
-clk => dtm[15]~reg0.CLK
-clk => dtm[16]~reg0.CLK
-clk => dtm[17]~reg0.CLK
-clk => dtm[18]~reg0.CLK
-clk => dtm[19]~reg0.CLK
-clk => dtm[20]~reg0.CLK
-clk => dtm[21]~reg0.CLK
-clk => dtm[22]~reg0.CLK
-clk => dtm[23]~reg0.CLK
-clk => dtm[24]~reg0.CLK
-clk => dtm[25]~reg0.CLK
-clk => dtm[26]~reg0.CLK
-clk => dtm[27]~reg0.CLK
-clk => dtm[28]~reg0.CLK
-clk => dtm[29]~reg0.CLK
-clk => dtm[30]~reg0.CLK
-clk => dtm[31]~reg0.CLK
-clk => dtm[32]~reg0.CLK
-clk => dtm[33]~reg0.CLK
-clk => dtm[34]~reg0.CLK
-clk => dtm[35]~reg0.CLK
-clk => atm[0]~reg0.CLK
-clk => atm[1]~reg0.CLK
-clk => atm[2]~reg0.CLK
-clk => atm[3]~reg0.CLK
-clk => atm[4]~reg0.CLK
-clk => atm[5]~reg0.CLK
-clk => atm[6]~reg0.CLK
-clk => atm[7]~reg0.CLK
-clk => atm[8]~reg0.CLK
-clk => atm[9]~reg0.CLK
-clk => atm[10]~reg0.CLK
-clk => atm[11]~reg0.CLK
-clk => atm[12]~reg0.CLK
-clk => atm[13]~reg0.CLK
-clk => atm[14]~reg0.CLK
-clk => atm[15]~reg0.CLK
-clk => atm[16]~reg0.CLK
-clk => atm[17]~reg0.CLK
-clk => atm[18]~reg0.CLK
-clk => atm[19]~reg0.CLK
-clk => atm[20]~reg0.CLK
-clk => atm[21]~reg0.CLK
-clk => atm[22]~reg0.CLK
-clk => atm[23]~reg0.CLK
-clk => atm[24]~reg0.CLK
-clk => atm[25]~reg0.CLK
-clk => atm[26]~reg0.CLK
-clk => atm[27]~reg0.CLK
-clk => atm[28]~reg0.CLK
-clk => atm[29]~reg0.CLK
-clk => atm[30]~reg0.CLK
-clk => atm[31]~reg0.CLK
-clk => atm[32]~reg0.CLK
-clk => atm[33]~reg0.CLK
-clk => atm[34]~reg0.CLK
-clk => atm[35]~reg0.CLK
-cpu_d_address[0] => ~NO_FANOUT~
-cpu_d_address[1] => ~NO_FANOUT~
-cpu_d_address[2] => ~NO_FANOUT~
-cpu_d_address[3] => ~NO_FANOUT~
-cpu_d_address[4] => ~NO_FANOUT~
-cpu_d_address[5] => ~NO_FANOUT~
-cpu_d_address[6] => ~NO_FANOUT~
-cpu_d_address[7] => ~NO_FANOUT~
-cpu_d_address[8] => ~NO_FANOUT~
-cpu_d_address[9] => ~NO_FANOUT~
-cpu_d_address[10] => ~NO_FANOUT~
-cpu_d_address[11] => ~NO_FANOUT~
-cpu_d_address[12] => ~NO_FANOUT~
-cpu_d_address[13] => ~NO_FANOUT~
-cpu_d_address[14] => ~NO_FANOUT~
-cpu_d_address[15] => ~NO_FANOUT~
-cpu_d_address[16] => ~NO_FANOUT~
-cpu_d_address[17] => ~NO_FANOUT~
-cpu_d_address[18] => ~NO_FANOUT~
-cpu_d_read => ~NO_FANOUT~
-cpu_d_readdata[0] => ~NO_FANOUT~
-cpu_d_readdata[1] => ~NO_FANOUT~
-cpu_d_readdata[2] => ~NO_FANOUT~
-cpu_d_readdata[3] => ~NO_FANOUT~
-cpu_d_readdata[4] => ~NO_FANOUT~
-cpu_d_readdata[5] => ~NO_FANOUT~
-cpu_d_readdata[6] => ~NO_FANOUT~
-cpu_d_readdata[7] => ~NO_FANOUT~
-cpu_d_readdata[8] => ~NO_FANOUT~
-cpu_d_readdata[9] => ~NO_FANOUT~
-cpu_d_readdata[10] => ~NO_FANOUT~
-cpu_d_readdata[11] => ~NO_FANOUT~
-cpu_d_readdata[12] => ~NO_FANOUT~
-cpu_d_readdata[13] => ~NO_FANOUT~
-cpu_d_readdata[14] => ~NO_FANOUT~
-cpu_d_readdata[15] => ~NO_FANOUT~
-cpu_d_readdata[16] => ~NO_FANOUT~
-cpu_d_readdata[17] => ~NO_FANOUT~
-cpu_d_readdata[18] => ~NO_FANOUT~
-cpu_d_readdata[19] => ~NO_FANOUT~
-cpu_d_readdata[20] => ~NO_FANOUT~
-cpu_d_readdata[21] => ~NO_FANOUT~
-cpu_d_readdata[22] => ~NO_FANOUT~
-cpu_d_readdata[23] => ~NO_FANOUT~
-cpu_d_readdata[24] => ~NO_FANOUT~
-cpu_d_readdata[25] => ~NO_FANOUT~
-cpu_d_readdata[26] => ~NO_FANOUT~
-cpu_d_readdata[27] => ~NO_FANOUT~
-cpu_d_readdata[28] => ~NO_FANOUT~
-cpu_d_readdata[29] => ~NO_FANOUT~
-cpu_d_readdata[30] => ~NO_FANOUT~
-cpu_d_readdata[31] => ~NO_FANOUT~
-cpu_d_wait => ~NO_FANOUT~
-cpu_d_write => ~NO_FANOUT~
-cpu_d_writedata[0] => ~NO_FANOUT~
-cpu_d_writedata[1] => ~NO_FANOUT~
-cpu_d_writedata[2] => ~NO_FANOUT~
-cpu_d_writedata[3] => ~NO_FANOUT~
-cpu_d_writedata[4] => ~NO_FANOUT~
-cpu_d_writedata[5] => ~NO_FANOUT~
-cpu_d_writedata[6] => ~NO_FANOUT~
-cpu_d_writedata[7] => ~NO_FANOUT~
-cpu_d_writedata[8] => ~NO_FANOUT~
-cpu_d_writedata[9] => ~NO_FANOUT~
-cpu_d_writedata[10] => ~NO_FANOUT~
-cpu_d_writedata[11] => ~NO_FANOUT~
-cpu_d_writedata[12] => ~NO_FANOUT~
-cpu_d_writedata[13] => ~NO_FANOUT~
-cpu_d_writedata[14] => ~NO_FANOUT~
-cpu_d_writedata[15] => ~NO_FANOUT~
-cpu_d_writedata[16] => ~NO_FANOUT~
-cpu_d_writedata[17] => ~NO_FANOUT~
-cpu_d_writedata[18] => ~NO_FANOUT~
-cpu_d_writedata[19] => ~NO_FANOUT~
-cpu_d_writedata[20] => ~NO_FANOUT~
-cpu_d_writedata[21] => ~NO_FANOUT~
-cpu_d_writedata[22] => ~NO_FANOUT~
-cpu_d_writedata[23] => ~NO_FANOUT~
-cpu_d_writedata[24] => ~NO_FANOUT~
-cpu_d_writedata[25] => ~NO_FANOUT~
-cpu_d_writedata[26] => ~NO_FANOUT~
-cpu_d_writedata[27] => ~NO_FANOUT~
-cpu_d_writedata[28] => ~NO_FANOUT~
-cpu_d_writedata[29] => ~NO_FANOUT~
-cpu_d_writedata[30] => ~NO_FANOUT~
-cpu_d_writedata[31] => ~NO_FANOUT~
-jrst_n => dtm[0]~reg0.ACLR
-jrst_n => dtm[1]~reg0.ACLR
-jrst_n => dtm[2]~reg0.ACLR
-jrst_n => dtm[3]~reg0.ACLR
-jrst_n => dtm[4]~reg0.ACLR
-jrst_n => dtm[5]~reg0.ACLR
-jrst_n => dtm[6]~reg0.ACLR
-jrst_n => dtm[7]~reg0.ACLR
-jrst_n => dtm[8]~reg0.ACLR
-jrst_n => dtm[9]~reg0.ACLR
-jrst_n => dtm[10]~reg0.ACLR
-jrst_n => dtm[11]~reg0.ACLR
-jrst_n => dtm[12]~reg0.ACLR
-jrst_n => dtm[13]~reg0.ACLR
-jrst_n => dtm[14]~reg0.ACLR
-jrst_n => dtm[15]~reg0.ACLR
-jrst_n => dtm[16]~reg0.ACLR
-jrst_n => dtm[17]~reg0.ACLR
-jrst_n => dtm[18]~reg0.ACLR
-jrst_n => dtm[19]~reg0.ACLR
-jrst_n => dtm[20]~reg0.ACLR
-jrst_n => dtm[21]~reg0.ACLR
-jrst_n => dtm[22]~reg0.ACLR
-jrst_n => dtm[23]~reg0.ACLR
-jrst_n => dtm[24]~reg0.ACLR
-jrst_n => dtm[25]~reg0.ACLR
-jrst_n => dtm[26]~reg0.ACLR
-jrst_n => dtm[27]~reg0.ACLR
-jrst_n => dtm[28]~reg0.ACLR
-jrst_n => dtm[29]~reg0.ACLR
-jrst_n => dtm[30]~reg0.ACLR
-jrst_n => dtm[31]~reg0.ACLR
-jrst_n => dtm[32]~reg0.ACLR
-jrst_n => dtm[33]~reg0.ACLR
-jrst_n => dtm[34]~reg0.ACLR
-jrst_n => dtm[35]~reg0.ACLR
-jrst_n => atm[0]~reg0.ACLR
-jrst_n => atm[1]~reg0.ACLR
-jrst_n => atm[2]~reg0.ACLR
-jrst_n => atm[3]~reg0.ACLR
-jrst_n => atm[4]~reg0.ACLR
-jrst_n => atm[5]~reg0.ACLR
-jrst_n => atm[6]~reg0.ACLR
-jrst_n => atm[7]~reg0.ACLR
-jrst_n => atm[8]~reg0.ACLR
-jrst_n => atm[9]~reg0.ACLR
-jrst_n => atm[10]~reg0.ACLR
-jrst_n => atm[11]~reg0.ACLR
-jrst_n => atm[12]~reg0.ACLR
-jrst_n => atm[13]~reg0.ACLR
-jrst_n => atm[14]~reg0.ACLR
-jrst_n => atm[15]~reg0.ACLR
-jrst_n => atm[16]~reg0.ACLR
-jrst_n => atm[17]~reg0.ACLR
-jrst_n => atm[18]~reg0.ACLR
-jrst_n => atm[19]~reg0.ACLR
-jrst_n => atm[20]~reg0.ACLR
-jrst_n => atm[21]~reg0.ACLR
-jrst_n => atm[22]~reg0.ACLR
-jrst_n => atm[23]~reg0.ACLR
-jrst_n => atm[24]~reg0.ACLR
-jrst_n => atm[25]~reg0.ACLR
-jrst_n => atm[26]~reg0.ACLR
-jrst_n => atm[27]~reg0.ACLR
-jrst_n => atm[28]~reg0.ACLR
-jrst_n => atm[29]~reg0.ACLR
-jrst_n => atm[30]~reg0.ACLR
-jrst_n => atm[31]~reg0.ACLR
-jrst_n => atm[32]~reg0.ACLR
-jrst_n => atm[33]~reg0.ACLR
-jrst_n => atm[34]~reg0.ACLR
-jrst_n => atm[35]~reg0.ACLR
-trc_ctrl[0] => trc_ctrl[0].IN1
-trc_ctrl[1] => trc_ctrl[1].IN1
-trc_ctrl[2] => trc_ctrl[2].IN1
-trc_ctrl[3] => trc_ctrl[3].IN1
-trc_ctrl[4] => trc_ctrl[4].IN1
-trc_ctrl[5] => trc_ctrl[5].IN1
-trc_ctrl[6] => trc_ctrl[6].IN1
-trc_ctrl[7] => trc_ctrl[7].IN1
-trc_ctrl[8] => trc_ctrl[8].IN1
-trc_ctrl[9] => ~NO_FANOUT~
-trc_ctrl[10] => ~NO_FANOUT~
-trc_ctrl[11] => ~NO_FANOUT~
-trc_ctrl[12] => ~NO_FANOUT~
-trc_ctrl[13] => ~NO_FANOUT~
-trc_ctrl[14] => ~NO_FANOUT~
-trc_ctrl[15] => ~NO_FANOUT~
-atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_dtrace:the_nios_system_nios2_processor_nios2_oci_dtrace|nios_system_nios2_processor_nios2_oci_td_mode:nios_system_nios2_processor_nios2_oci_trc_ctrl_td_mode
-ctrl[0] => ~NO_FANOUT~
-ctrl[1] => ~NO_FANOUT~
-ctrl[2] => ~NO_FANOUT~
-ctrl[3] => ~NO_FANOUT~
-ctrl[4] => ~NO_FANOUT~
-ctrl[5] => Decoder0.IN2
-ctrl[5] => td_mode[3].DATAIN
-ctrl[6] => Decoder0.IN1
-ctrl[6] => Decoder1.IN1
-ctrl[6] => td_mode[2].DATAIN
-ctrl[7] => Decoder0.IN0
-ctrl[7] => Decoder1.IN0
-ctrl[8] => ~NO_FANOUT~
-td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
-td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
-td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
-td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_fifo:the_nios_system_nios2_processor_nios2_oci_fifo
-atm[0] => ~NO_FANOUT~
-atm[1] => ~NO_FANOUT~
-atm[2] => ~NO_FANOUT~
-atm[3] => ~NO_FANOUT~
-atm[4] => ~NO_FANOUT~
-atm[5] => ~NO_FANOUT~
-atm[6] => ~NO_FANOUT~
-atm[7] => ~NO_FANOUT~
-atm[8] => ~NO_FANOUT~
-atm[9] => ~NO_FANOUT~
-atm[10] => ~NO_FANOUT~
-atm[11] => ~NO_FANOUT~
-atm[12] => ~NO_FANOUT~
-atm[13] => ~NO_FANOUT~
-atm[14] => ~NO_FANOUT~
-atm[15] => ~NO_FANOUT~
-atm[16] => ~NO_FANOUT~
-atm[17] => ~NO_FANOUT~
-atm[18] => ~NO_FANOUT~
-atm[19] => ~NO_FANOUT~
-atm[20] => ~NO_FANOUT~
-atm[21] => ~NO_FANOUT~
-atm[22] => ~NO_FANOUT~
-atm[23] => ~NO_FANOUT~
-atm[24] => ~NO_FANOUT~
-atm[25] => ~NO_FANOUT~
-atm[26] => ~NO_FANOUT~
-atm[27] => ~NO_FANOUT~
-atm[28] => ~NO_FANOUT~
-atm[29] => ~NO_FANOUT~
-atm[30] => ~NO_FANOUT~
-atm[31] => ~NO_FANOUT~
-atm[32] => WideOr1.IN0
-atm[33] => WideOr1.IN1
-atm[34] => WideOr1.IN2
-atm[35] => WideOr1.IN3
-clk => fifocount[0].CLK
-clk => fifocount[1].CLK
-clk => fifocount[2].CLK
-clk => fifocount[3].CLK
-clk => fifocount[4].CLK
-dbrk_traceme => trc_this.IN1
-dbrk_traceoff => trc_this.IN0
-dbrk_traceon => trc_this.IN1
-dct_buffer[0] => dct_buffer[0].IN1
-dct_buffer[1] => dct_buffer[1].IN1
-dct_buffer[2] => dct_buffer[2].IN1
-dct_buffer[3] => dct_buffer[3].IN1
-dct_buffer[4] => dct_buffer[4].IN1
-dct_buffer[5] => dct_buffer[5].IN1
-dct_buffer[6] => dct_buffer[6].IN1
-dct_buffer[7] => dct_buffer[7].IN1
-dct_buffer[8] => dct_buffer[8].IN1
-dct_buffer[9] => dct_buffer[9].IN1
-dct_buffer[10] => dct_buffer[10].IN1
-dct_buffer[11] => dct_buffer[11].IN1
-dct_buffer[12] => dct_buffer[12].IN1
-dct_buffer[13] => dct_buffer[13].IN1
-dct_buffer[14] => dct_buffer[14].IN1
-dct_buffer[15] => dct_buffer[15].IN1
-dct_buffer[16] => dct_buffer[16].IN1
-dct_buffer[17] => dct_buffer[17].IN1
-dct_buffer[18] => dct_buffer[18].IN1
-dct_buffer[19] => dct_buffer[19].IN1
-dct_buffer[20] => dct_buffer[20].IN1
-dct_buffer[21] => dct_buffer[21].IN1
-dct_buffer[22] => dct_buffer[22].IN1
-dct_buffer[23] => dct_buffer[23].IN1
-dct_buffer[24] => dct_buffer[24].IN1
-dct_buffer[25] => dct_buffer[25].IN1
-dct_buffer[26] => dct_buffer[26].IN1
-dct_buffer[27] => dct_buffer[27].IN1
-dct_buffer[28] => dct_buffer[28].IN1
-dct_buffer[29] => dct_buffer[29].IN1
-dct_count[0] => dct_count[0].IN1
-dct_count[1] => dct_count[1].IN1
-dct_count[2] => dct_count[2].IN1
-dct_count[3] => dct_count[3].IN1
-dtm[0] => ~NO_FANOUT~
-dtm[1] => ~NO_FANOUT~
-dtm[2] => ~NO_FANOUT~
-dtm[3] => ~NO_FANOUT~
-dtm[4] => ~NO_FANOUT~
-dtm[5] => ~NO_FANOUT~
-dtm[6] => ~NO_FANOUT~
-dtm[7] => ~NO_FANOUT~
-dtm[8] => ~NO_FANOUT~
-dtm[9] => ~NO_FANOUT~
-dtm[10] => ~NO_FANOUT~
-dtm[11] => ~NO_FANOUT~
-dtm[12] => ~NO_FANOUT~
-dtm[13] => ~NO_FANOUT~
-dtm[14] => ~NO_FANOUT~
-dtm[15] => ~NO_FANOUT~
-dtm[16] => ~NO_FANOUT~
-dtm[17] => ~NO_FANOUT~
-dtm[18] => ~NO_FANOUT~
-dtm[19] => ~NO_FANOUT~
-dtm[20] => ~NO_FANOUT~
-dtm[21] => ~NO_FANOUT~
-dtm[22] => ~NO_FANOUT~
-dtm[23] => ~NO_FANOUT~
-dtm[24] => ~NO_FANOUT~
-dtm[25] => ~NO_FANOUT~
-dtm[26] => ~NO_FANOUT~
-dtm[27] => ~NO_FANOUT~
-dtm[28] => ~NO_FANOUT~
-dtm[29] => ~NO_FANOUT~
-dtm[30] => ~NO_FANOUT~
-dtm[31] => ~NO_FANOUT~
-dtm[32] => WideOr2.IN0
-dtm[33] => WideOr2.IN1
-dtm[34] => WideOr2.IN2
-dtm[35] => WideOr2.IN3
-itm[0] => tw[0].DATAIN
-itm[1] => tw[1].DATAIN
-itm[2] => tw[2].DATAIN
-itm[3] => tw[3].DATAIN
-itm[4] => tw[4].DATAIN
-itm[5] => tw[5].DATAIN
-itm[6] => tw[6].DATAIN
-itm[7] => tw[7].DATAIN
-itm[8] => tw[8].DATAIN
-itm[9] => tw[9].DATAIN
-itm[10] => tw[10].DATAIN
-itm[11] => tw[11].DATAIN
-itm[12] => tw[12].DATAIN
-itm[13] => tw[13].DATAIN
-itm[14] => tw[14].DATAIN
-itm[15] => tw[15].DATAIN
-itm[16] => tw[16].DATAIN
-itm[17] => tw[17].DATAIN
-itm[18] => tw[18].DATAIN
-itm[19] => tw[19].DATAIN
-itm[20] => tw[20].DATAIN
-itm[21] => tw[21].DATAIN
-itm[22] => tw[22].DATAIN
-itm[23] => tw[23].DATAIN
-itm[24] => tw[24].DATAIN
-itm[25] => tw[25].DATAIN
-itm[26] => tw[26].DATAIN
-itm[27] => tw[27].DATAIN
-itm[28] => tw[28].DATAIN
-itm[29] => tw[29].DATAIN
-itm[30] => tw[30].DATAIN
-itm[31] => tw[31].DATAIN
-itm[32] => WideOr0.IN0
-itm[32] => tw[32].DATAIN
-itm[33] => WideOr0.IN1
-itm[33] => tw[33].DATAIN
-itm[34] => WideOr0.IN2
-itm[34] => tw[34].DATAIN
-itm[35] => WideOr0.IN3
-itm[35] => tw[35].DATAIN
-jrst_n => fifocount[0].ACLR
-jrst_n => fifocount[1].ACLR
-jrst_n => fifocount[2].ACLR
-jrst_n => fifocount[3].ACLR
-jrst_n => fifocount[4].ACLR
-reset_n => ~NO_FANOUT~
-test_ending => test_ending.IN1
-test_has_ended => test_has_ended.IN1
-trc_on => trc_this.IN1
-tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
-tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
-tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
-tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
-tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
-tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
-tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
-tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
-tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
-tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
-tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
-tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
-tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
-tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
-tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
-tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
-tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
-tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
-tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
-tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
-tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
-tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
-tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
-tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
-tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
-tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
-tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
-tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
-tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
-tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
-tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
-tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
-tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
-tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
-tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
-tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_fifo:the_nios_system_nios2_processor_nios2_oci_fifo|nios_system_nios2_processor_nios2_oci_compute_tm_count:nios_system_nios2_processor_nios2_oci_compute_tm_count_tm_count
-atm_valid => Decoder0.IN1
-dtm_valid => Decoder0.IN2
-itm_valid => Decoder0.IN0
-compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
-compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_fifo:the_nios_system_nios2_processor_nios2_oci_fifo|nios_system_nios2_processor_nios2_oci_fifowp_inc:nios_system_nios2_processor_nios2_oci_fifowp_inc_fifowp
-free2 => always0.IN1
-free3 => always0.IN1
-tm_count[0] => LessThan0.IN4
-tm_count[0] => LessThan1.IN4
-tm_count[0] => Equal0.IN1
-tm_count[1] => LessThan0.IN3
-tm_count[1] => LessThan1.IN3
-tm_count[1] => Equal0.IN0
-fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
-fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
-fifowp_inc[2] <=
-fifowp_inc[3] <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_fifo:the_nios_system_nios2_processor_nios2_oci_fifo|nios_system_nios2_processor_nios2_oci_fifocount_inc:nios_system_nios2_processor_nios2_oci_fifocount_inc_fifocount
-empty => fifocount_inc.OUTPUTSELECT
-empty => fifocount_inc.OUTPUTSELECT
-empty => fifocount_inc.OUTPUTSELECT
-empty => fifocount_inc.OUTPUTSELECT
-empty => fifocount_inc.OUTPUTSELECT
-free2 => always0.IN1
-free3 => always0.IN1
-tm_count[0] => LessThan0.IN4
-tm_count[0] => LessThan1.IN4
-tm_count[0] => fifocount_inc.DATAB
-tm_count[0] => Equal0.IN1
-tm_count[1] => LessThan0.IN3
-tm_count[1] => LessThan1.IN3
-tm_count[1] => fifocount_inc.DATAB
-tm_count[1] => Equal0.IN0
-fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
-fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
-fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
-fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
-fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_fifo:the_nios_system_nios2_processor_nios2_oci_fifo|nios_system_nios2_processor_oci_test_bench:the_nios_system_nios2_processor_oci_test_bench
-dct_buffer[0] => ~NO_FANOUT~
-dct_buffer[1] => ~NO_FANOUT~
-dct_buffer[2] => ~NO_FANOUT~
-dct_buffer[3] => ~NO_FANOUT~
-dct_buffer[4] => ~NO_FANOUT~
-dct_buffer[5] => ~NO_FANOUT~
-dct_buffer[6] => ~NO_FANOUT~
-dct_buffer[7] => ~NO_FANOUT~
-dct_buffer[8] => ~NO_FANOUT~
-dct_buffer[9] => ~NO_FANOUT~
-dct_buffer[10] => ~NO_FANOUT~
-dct_buffer[11] => ~NO_FANOUT~
-dct_buffer[12] => ~NO_FANOUT~
-dct_buffer[13] => ~NO_FANOUT~
-dct_buffer[14] => ~NO_FANOUT~
-dct_buffer[15] => ~NO_FANOUT~
-dct_buffer[16] => ~NO_FANOUT~
-dct_buffer[17] => ~NO_FANOUT~
-dct_buffer[18] => ~NO_FANOUT~
-dct_buffer[19] => ~NO_FANOUT~
-dct_buffer[20] => ~NO_FANOUT~
-dct_buffer[21] => ~NO_FANOUT~
-dct_buffer[22] => ~NO_FANOUT~
-dct_buffer[23] => ~NO_FANOUT~
-dct_buffer[24] => ~NO_FANOUT~
-dct_buffer[25] => ~NO_FANOUT~
-dct_buffer[26] => ~NO_FANOUT~
-dct_buffer[27] => ~NO_FANOUT~
-dct_buffer[28] => ~NO_FANOUT~
-dct_buffer[29] => ~NO_FANOUT~
-dct_count[0] => ~NO_FANOUT~
-dct_count[1] => ~NO_FANOUT~
-dct_count[2] => ~NO_FANOUT~
-dct_count[3] => ~NO_FANOUT~
-test_ending => ~NO_FANOUT~
-test_has_ended => ~NO_FANOUT~
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_pib:the_nios_system_nios2_processor_nios2_oci_pib
-clk => ~NO_FANOUT~
-clkx2 => ~NO_FANOUT~
-jrst_n => ~NO_FANOUT~
-tw[0] => ~NO_FANOUT~
-tw[1] => ~NO_FANOUT~
-tw[2] => ~NO_FANOUT~
-tw[3] => ~NO_FANOUT~
-tw[4] => ~NO_FANOUT~
-tw[5] => ~NO_FANOUT~
-tw[6] => ~NO_FANOUT~
-tw[7] => ~NO_FANOUT~
-tw[8] => ~NO_FANOUT~
-tw[9] => ~NO_FANOUT~
-tw[10] => ~NO_FANOUT~
-tw[11] => ~NO_FANOUT~
-tw[12] => ~NO_FANOUT~
-tw[13] => ~NO_FANOUT~
-tw[14] => ~NO_FANOUT~
-tw[15] => ~NO_FANOUT~
-tw[16] => ~NO_FANOUT~
-tw[17] => ~NO_FANOUT~
-tw[18] => ~NO_FANOUT~
-tw[19] => ~NO_FANOUT~
-tw[20] => ~NO_FANOUT~
-tw[21] => ~NO_FANOUT~
-tw[22] => ~NO_FANOUT~
-tw[23] => ~NO_FANOUT~
-tw[24] => ~NO_FANOUT~
-tw[25] => ~NO_FANOUT~
-tw[26] => ~NO_FANOUT~
-tw[27] => ~NO_FANOUT~
-tw[28] => ~NO_FANOUT~
-tw[29] => ~NO_FANOUT~
-tw[30] => ~NO_FANOUT~
-tw[31] => ~NO_FANOUT~
-tw[32] => ~NO_FANOUT~
-tw[33] => ~NO_FANOUT~
-tw[34] => ~NO_FANOUT~
-tw[35] => ~NO_FANOUT~
-tr_clk <=
-tr_data[0] <=
-tr_data[1] <=
-tr_data[2] <=
-tr_data[3] <=
-tr_data[4] <=
-tr_data[5] <=
-tr_data[6] <=
-tr_data[7] <=
-tr_data[8] <=
-tr_data[9] <=
-tr_data[10] <=
-tr_data[11] <=
-tr_data[12] <=
-tr_data[13] <=
-tr_data[14] <=
-tr_data[15] <=
-tr_data[16] <=
-tr_data[17] <=
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_nios2_oci_im:the_nios_system_nios2_processor_nios2_oci_im
-clk => trc_wrap~reg0.CLK
-clk => trc_im_addr[0]~reg0.CLK
-clk => trc_im_addr[1]~reg0.CLK
-clk => trc_im_addr[2]~reg0.CLK
-clk => trc_im_addr[3]~reg0.CLK
-clk => trc_im_addr[4]~reg0.CLK
-clk => trc_im_addr[5]~reg0.CLK
-clk => trc_im_addr[6]~reg0.CLK
-jdo[0] => ~NO_FANOUT~
-jdo[1] => ~NO_FANOUT~
-jdo[2] => ~NO_FANOUT~
-jdo[3] => ~NO_FANOUT~
-jdo[4] => ~NO_FANOUT~
-jdo[5] => ~NO_FANOUT~
-jdo[6] => ~NO_FANOUT~
-jdo[7] => ~NO_FANOUT~
-jdo[8] => ~NO_FANOUT~
-jdo[9] => ~NO_FANOUT~
-jdo[10] => ~NO_FANOUT~
-jdo[11] => ~NO_FANOUT~
-jdo[12] => ~NO_FANOUT~
-jdo[13] => ~NO_FANOUT~
-jdo[14] => ~NO_FANOUT~
-jdo[15] => ~NO_FANOUT~
-jdo[16] => ~NO_FANOUT~
-jdo[17] => ~NO_FANOUT~
-jdo[18] => ~NO_FANOUT~
-jdo[19] => ~NO_FANOUT~
-jdo[20] => ~NO_FANOUT~
-jdo[21] => ~NO_FANOUT~
-jdo[22] => ~NO_FANOUT~
-jdo[23] => ~NO_FANOUT~
-jdo[24] => ~NO_FANOUT~
-jdo[25] => ~NO_FANOUT~
-jdo[26] => ~NO_FANOUT~
-jdo[27] => ~NO_FANOUT~
-jdo[28] => ~NO_FANOUT~
-jdo[29] => ~NO_FANOUT~
-jdo[30] => ~NO_FANOUT~
-jdo[31] => ~NO_FANOUT~
-jdo[32] => ~NO_FANOUT~
-jdo[33] => ~NO_FANOUT~
-jdo[34] => ~NO_FANOUT~
-jdo[35] => ~NO_FANOUT~
-jdo[36] => ~NO_FANOUT~
-jdo[37] => ~NO_FANOUT~
-jrst_n => trc_wrap~reg0.ACLR
-jrst_n => trc_im_addr[0]~reg0.ACLR
-jrst_n => trc_im_addr[1]~reg0.ACLR
-jrst_n => trc_im_addr[2]~reg0.ACLR
-jrst_n => trc_im_addr[3]~reg0.ACLR
-jrst_n => trc_im_addr[4]~reg0.ACLR
-jrst_n => trc_im_addr[5]~reg0.ACLR
-jrst_n => trc_im_addr[6]~reg0.ACLR
-reset_n => ~NO_FANOUT~
-take_action_tracectrl => ~NO_FANOUT~
-take_action_tracemem_a => ~NO_FANOUT~
-take_action_tracemem_b => ~NO_FANOUT~
-take_no_action_tracemem_a => ~NO_FANOUT~
-trc_ctrl[0] => tracemem_on.DATAIN
-trc_ctrl[0] => trc_enb.DATAIN
-trc_ctrl[1] => ~NO_FANOUT~
-trc_ctrl[2] => ~NO_FANOUT~
-trc_ctrl[3] => ~NO_FANOUT~
-trc_ctrl[4] => ~NO_FANOUT~
-trc_ctrl[5] => ~NO_FANOUT~
-trc_ctrl[6] => ~NO_FANOUT~
-trc_ctrl[7] => ~NO_FANOUT~
-trc_ctrl[8] => ~NO_FANOUT~
-trc_ctrl[9] => ~NO_FANOUT~
-trc_ctrl[10] => xbrk_wrap_traceoff.IN1
-trc_ctrl[11] => ~NO_FANOUT~
-trc_ctrl[12] => ~NO_FANOUT~
-trc_ctrl[13] => ~NO_FANOUT~
-trc_ctrl[14] => ~NO_FANOUT~
-trc_ctrl[15] => ~NO_FANOUT~
-tw[0] => ~NO_FANOUT~
-tw[1] => ~NO_FANOUT~
-tw[2] => ~NO_FANOUT~
-tw[3] => ~NO_FANOUT~
-tw[4] => ~NO_FANOUT~
-tw[5] => ~NO_FANOUT~
-tw[6] => ~NO_FANOUT~
-tw[7] => ~NO_FANOUT~
-tw[8] => ~NO_FANOUT~
-tw[9] => ~NO_FANOUT~
-tw[10] => ~NO_FANOUT~
-tw[11] => ~NO_FANOUT~
-tw[12] => ~NO_FANOUT~
-tw[13] => ~NO_FANOUT~
-tw[14] => ~NO_FANOUT~
-tw[15] => ~NO_FANOUT~
-tw[16] => ~NO_FANOUT~
-tw[17] => ~NO_FANOUT~
-tw[18] => ~NO_FANOUT~
-tw[19] => ~NO_FANOUT~
-tw[20] => ~NO_FANOUT~
-tw[21] => ~NO_FANOUT~
-tw[22] => ~NO_FANOUT~
-tw[23] => ~NO_FANOUT~
-tw[24] => ~NO_FANOUT~
-tw[25] => ~NO_FANOUT~
-tw[26] => ~NO_FANOUT~
-tw[27] => ~NO_FANOUT~
-tw[28] => ~NO_FANOUT~
-tw[29] => ~NO_FANOUT~
-tw[30] => ~NO_FANOUT~
-tw[31] => ~NO_FANOUT~
-tw[32] => ~NO_FANOUT~
-tw[33] => ~NO_FANOUT~
-tw[34] => ~NO_FANOUT~
-tw[35] => ~NO_FANOUT~
-tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
-tracemem_trcdata[0] <=
-tracemem_trcdata[1] <=
-tracemem_trcdata[2] <=
-tracemem_trcdata[3] <=
-tracemem_trcdata[4] <=
-tracemem_trcdata[5] <=
-tracemem_trcdata[6] <=
-tracemem_trcdata[7] <=
-tracemem_trcdata[8] <=
-tracemem_trcdata[9] <=
-tracemem_trcdata[10] <=
-tracemem_trcdata[11] <=
-tracemem_trcdata[12] <=
-tracemem_trcdata[13] <=
-tracemem_trcdata[14] <=
-tracemem_trcdata[15] <=
-tracemem_trcdata[16] <=
-tracemem_trcdata[17] <=
-tracemem_trcdata[18] <=
-tracemem_trcdata[19] <=
-tracemem_trcdata[20] <=
-tracemem_trcdata[21] <=
-tracemem_trcdata[22] <=
-tracemem_trcdata[23] <=
-tracemem_trcdata[24] <=
-tracemem_trcdata[25] <=
-tracemem_trcdata[26] <=
-tracemem_trcdata[27] <=
-tracemem_trcdata[28] <=
-tracemem_trcdata[29] <=
-tracemem_trcdata[30] <=
-tracemem_trcdata[31] <=
-tracemem_trcdata[32] <=
-tracemem_trcdata[33] <=
-tracemem_trcdata[34] <=
-tracemem_trcdata[35] <=
-tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
-trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[0] <= trc_im_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[1] <= trc_im_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[2] <= trc_im_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[3] <= trc_im_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[4] <= trc_im_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[5] <= trc_im_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_im_addr[6] <= trc_im_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
-xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper
-MonDReg[0] => MonDReg[0].IN1
-MonDReg[1] => MonDReg[1].IN1
-MonDReg[2] => MonDReg[2].IN1
-MonDReg[3] => MonDReg[3].IN1
-MonDReg[4] => MonDReg[4].IN1
-MonDReg[5] => MonDReg[5].IN1
-MonDReg[6] => MonDReg[6].IN1
-MonDReg[7] => MonDReg[7].IN1
-MonDReg[8] => MonDReg[8].IN1
-MonDReg[9] => MonDReg[9].IN1
-MonDReg[10] => MonDReg[10].IN1
-MonDReg[11] => MonDReg[11].IN1
-MonDReg[12] => MonDReg[12].IN1
-MonDReg[13] => MonDReg[13].IN1
-MonDReg[14] => MonDReg[14].IN1
-MonDReg[15] => MonDReg[15].IN1
-MonDReg[16] => MonDReg[16].IN1
-MonDReg[17] => MonDReg[17].IN1
-MonDReg[18] => MonDReg[18].IN1
-MonDReg[19] => MonDReg[19].IN1
-MonDReg[20] => MonDReg[20].IN1
-MonDReg[21] => MonDReg[21].IN1
-MonDReg[22] => MonDReg[22].IN1
-MonDReg[23] => MonDReg[23].IN1
-MonDReg[24] => MonDReg[24].IN1
-MonDReg[25] => MonDReg[25].IN1
-MonDReg[26] => MonDReg[26].IN1
-MonDReg[27] => MonDReg[27].IN1
-MonDReg[28] => MonDReg[28].IN1
-MonDReg[29] => MonDReg[29].IN1
-MonDReg[30] => MonDReg[30].IN1
-MonDReg[31] => MonDReg[31].IN1
-break_readreg[0] => break_readreg[0].IN1
-break_readreg[1] => break_readreg[1].IN1
-break_readreg[2] => break_readreg[2].IN1
-break_readreg[3] => break_readreg[3].IN1
-break_readreg[4] => break_readreg[4].IN1
-break_readreg[5] => break_readreg[5].IN1
-break_readreg[6] => break_readreg[6].IN1
-break_readreg[7] => break_readreg[7].IN1
-break_readreg[8] => break_readreg[8].IN1
-break_readreg[9] => break_readreg[9].IN1
-break_readreg[10] => break_readreg[10].IN1
-break_readreg[11] => break_readreg[11].IN1
-break_readreg[12] => break_readreg[12].IN1
-break_readreg[13] => break_readreg[13].IN1
-break_readreg[14] => break_readreg[14].IN1
-break_readreg[15] => break_readreg[15].IN1
-break_readreg[16] => break_readreg[16].IN1
-break_readreg[17] => break_readreg[17].IN1
-break_readreg[18] => break_readreg[18].IN1
-break_readreg[19] => break_readreg[19].IN1
-break_readreg[20] => break_readreg[20].IN1
-break_readreg[21] => break_readreg[21].IN1
-break_readreg[22] => break_readreg[22].IN1
-break_readreg[23] => break_readreg[23].IN1
-break_readreg[24] => break_readreg[24].IN1
-break_readreg[25] => break_readreg[25].IN1
-break_readreg[26] => break_readreg[26].IN1
-break_readreg[27] => break_readreg[27].IN1
-break_readreg[28] => break_readreg[28].IN1
-break_readreg[29] => break_readreg[29].IN1
-break_readreg[30] => break_readreg[30].IN1
-break_readreg[31] => break_readreg[31].IN1
-clk => clk.IN1
-dbrk_hit0_latch => dbrk_hit0_latch.IN1
-dbrk_hit1_latch => dbrk_hit1_latch.IN1
-dbrk_hit2_latch => dbrk_hit2_latch.IN1
-dbrk_hit3_latch => dbrk_hit3_latch.IN1
-debugack => debugack.IN1
-monitor_error => monitor_error.IN1
-monitor_ready => monitor_ready.IN1
-reset_n => reset_n.IN1
-resetlatch => resetlatch.IN1
-tracemem_on => tracemem_on.IN1
-tracemem_trcdata[0] => tracemem_trcdata[0].IN1
-tracemem_trcdata[1] => tracemem_trcdata[1].IN1
-tracemem_trcdata[2] => tracemem_trcdata[2].IN1
-tracemem_trcdata[3] => tracemem_trcdata[3].IN1
-tracemem_trcdata[4] => tracemem_trcdata[4].IN1
-tracemem_trcdata[5] => tracemem_trcdata[5].IN1
-tracemem_trcdata[6] => tracemem_trcdata[6].IN1
-tracemem_trcdata[7] => tracemem_trcdata[7].IN1
-tracemem_trcdata[8] => tracemem_trcdata[8].IN1
-tracemem_trcdata[9] => tracemem_trcdata[9].IN1
-tracemem_trcdata[10] => tracemem_trcdata[10].IN1
-tracemem_trcdata[11] => tracemem_trcdata[11].IN1
-tracemem_trcdata[12] => tracemem_trcdata[12].IN1
-tracemem_trcdata[13] => tracemem_trcdata[13].IN1
-tracemem_trcdata[14] => tracemem_trcdata[14].IN1
-tracemem_trcdata[15] => tracemem_trcdata[15].IN1
-tracemem_trcdata[16] => tracemem_trcdata[16].IN1
-tracemem_trcdata[17] => tracemem_trcdata[17].IN1
-tracemem_trcdata[18] => tracemem_trcdata[18].IN1
-tracemem_trcdata[19] => tracemem_trcdata[19].IN1
-tracemem_trcdata[20] => tracemem_trcdata[20].IN1
-tracemem_trcdata[21] => tracemem_trcdata[21].IN1
-tracemem_trcdata[22] => tracemem_trcdata[22].IN1
-tracemem_trcdata[23] => tracemem_trcdata[23].IN1
-tracemem_trcdata[24] => tracemem_trcdata[24].IN1
-tracemem_trcdata[25] => tracemem_trcdata[25].IN1
-tracemem_trcdata[26] => tracemem_trcdata[26].IN1
-tracemem_trcdata[27] => tracemem_trcdata[27].IN1
-tracemem_trcdata[28] => tracemem_trcdata[28].IN1
-tracemem_trcdata[29] => tracemem_trcdata[29].IN1
-tracemem_trcdata[30] => tracemem_trcdata[30].IN1
-tracemem_trcdata[31] => tracemem_trcdata[31].IN1
-tracemem_trcdata[32] => tracemem_trcdata[32].IN1
-tracemem_trcdata[33] => tracemem_trcdata[33].IN1
-tracemem_trcdata[34] => tracemem_trcdata[34].IN1
-tracemem_trcdata[35] => tracemem_trcdata[35].IN1
-tracemem_tw => tracemem_tw.IN1
-trc_im_addr[0] => trc_im_addr[0].IN1
-trc_im_addr[1] => trc_im_addr[1].IN1
-trc_im_addr[2] => trc_im_addr[2].IN1
-trc_im_addr[3] => trc_im_addr[3].IN1
-trc_im_addr[4] => trc_im_addr[4].IN1
-trc_im_addr[5] => trc_im_addr[5].IN1
-trc_im_addr[6] => trc_im_addr[6].IN1
-trc_on => trc_on.IN1
-trc_wrap => trc_wrap.IN1
-trigbrktype => trigbrktype.IN1
-trigger_state_1 => trigger_state_1.IN1
-jdo[0] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[1] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[2] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[3] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[4] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[5] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[6] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[7] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[8] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[9] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[10] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[11] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[12] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[13] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[14] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[15] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[16] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[17] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[18] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[19] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[20] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[21] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[22] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[23] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[24] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[25] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[26] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[27] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[28] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[29] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[30] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[31] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[32] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[33] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[34] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[35] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[36] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jdo[37] <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.jdo
-jrst_n <= nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck.jrst_n
-st_ready_test_idle <= nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck.st_ready_test_idle
-take_action_break_a <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_break_a
-take_action_break_b <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_break_b
-take_action_break_c <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_break_c
-take_action_ocimem_a <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_ocimem_a
-take_action_ocimem_b <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_ocimem_b
-take_action_tracectrl <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_tracectrl
-take_action_tracemem_a <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_tracemem_a
-take_action_tracemem_b <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_action_tracemem_b
-take_no_action_break_a <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_no_action_break_a
-take_no_action_break_b <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_no_action_break_b
-take_no_action_break_c <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_no_action_break_c
-take_no_action_ocimem_a <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_no_action_ocimem_a
-take_no_action_tracemem_a <= nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk.take_no_action_tracemem_a
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck
-MonDReg[0] => Mux36.IN0
-MonDReg[1] => Mux35.IN0
-MonDReg[2] => Mux34.IN0
-MonDReg[3] => Mux33.IN0
-MonDReg[4] => Mux32.IN0
-MonDReg[5] => Mux31.IN0
-MonDReg[6] => Mux30.IN0
-MonDReg[7] => Mux29.IN0
-MonDReg[8] => Mux28.IN1
-MonDReg[9] => Mux27.IN1
-MonDReg[10] => Mux26.IN1
-MonDReg[11] => Mux25.IN1
-MonDReg[12] => Mux24.IN1
-MonDReg[13] => Mux23.IN1
-MonDReg[14] => Mux22.IN1
-MonDReg[15] => Mux21.IN1
-MonDReg[16] => Mux20.IN1
-MonDReg[17] => Mux19.IN1
-MonDReg[18] => Mux18.IN1
-MonDReg[19] => Mux17.IN1
-MonDReg[20] => Mux16.IN1
-MonDReg[21] => Mux15.IN1
-MonDReg[22] => Mux14.IN1
-MonDReg[23] => Mux13.IN1
-MonDReg[24] => Mux12.IN1
-MonDReg[25] => Mux11.IN1
-MonDReg[26] => Mux10.IN1
-MonDReg[27] => Mux9.IN1
-MonDReg[28] => Mux8.IN1
-MonDReg[29] => Mux7.IN1
-MonDReg[30] => Mux6.IN1
-MonDReg[31] => Mux5.IN1
-break_readreg[0] => Mux36.IN1
-break_readreg[1] => Mux35.IN1
-break_readreg[2] => Mux34.IN1
-break_readreg[3] => Mux33.IN1
-break_readreg[4] => Mux32.IN1
-break_readreg[5] => Mux31.IN1
-break_readreg[6] => Mux30.IN1
-break_readreg[7] => Mux29.IN1
-break_readreg[8] => Mux28.IN2
-break_readreg[9] => Mux27.IN2
-break_readreg[10] => Mux26.IN2
-break_readreg[11] => Mux25.IN2
-break_readreg[12] => Mux24.IN2
-break_readreg[13] => Mux23.IN2
-break_readreg[14] => Mux22.IN2
-break_readreg[15] => Mux21.IN2
-break_readreg[16] => Mux20.IN2
-break_readreg[17] => Mux19.IN2
-break_readreg[18] => Mux18.IN2
-break_readreg[19] => Mux17.IN2
-break_readreg[20] => Mux16.IN2
-break_readreg[21] => Mux15.IN2
-break_readreg[22] => Mux14.IN2
-break_readreg[23] => Mux13.IN2
-break_readreg[24] => Mux12.IN2
-break_readreg[25] => Mux11.IN2
-break_readreg[26] => Mux10.IN2
-break_readreg[27] => Mux9.IN2
-break_readreg[28] => Mux8.IN2
-break_readreg[29] => Mux7.IN2
-break_readreg[30] => Mux6.IN2
-break_readreg[31] => Mux5.IN2
-dbrk_hit0_latch => Mux4.IN1
-dbrk_hit1_latch => Mux3.IN1
-dbrk_hit2_latch => Mux2.IN1
-dbrk_hit3_latch => Mux1.IN2
-debugack => debugack.IN1
-ir_in[0] => Mux0.IN3
-ir_in[0] => Mux1.IN4
-ir_in[0] => Mux2.IN3
-ir_in[0] => Mux3.IN3
-ir_in[0] => Mux4.IN3
-ir_in[0] => Mux5.IN4
-ir_in[0] => Mux6.IN4
-ir_in[0] => Mux7.IN4
-ir_in[0] => Mux8.IN4
-ir_in[0] => Mux9.IN4
-ir_in[0] => Mux10.IN4
-ir_in[0] => Mux11.IN4
-ir_in[0] => Mux12.IN4
-ir_in[0] => Mux13.IN4
-ir_in[0] => Mux14.IN4
-ir_in[0] => Mux15.IN4
-ir_in[0] => Mux16.IN4
-ir_in[0] => Mux17.IN4
-ir_in[0] => Mux18.IN4
-ir_in[0] => Mux19.IN4
-ir_in[0] => Mux20.IN4
-ir_in[0] => Mux21.IN4
-ir_in[0] => Mux22.IN4
-ir_in[0] => Mux23.IN4
-ir_in[0] => Mux24.IN4
-ir_in[0] => Mux25.IN4
-ir_in[0] => Mux26.IN4
-ir_in[0] => Mux27.IN4
-ir_in[0] => Mux28.IN4
-ir_in[0] => Mux29.IN3
-ir_in[0] => Mux30.IN3
-ir_in[0] => Mux31.IN3
-ir_in[0] => Mux32.IN3
-ir_in[0] => Mux33.IN3
-ir_in[0] => Mux34.IN3
-ir_in[0] => Mux35.IN3
-ir_in[0] => Mux36.IN3
-ir_in[0] => Mux37.IN1
-ir_in[0] => Decoder0.IN1
-ir_in[1] => Mux0.IN2
-ir_in[1] => Mux1.IN3
-ir_in[1] => Mux2.IN2
-ir_in[1] => Mux3.IN2
-ir_in[1] => Mux4.IN2
-ir_in[1] => Mux5.IN3
-ir_in[1] => Mux6.IN3
-ir_in[1] => Mux7.IN3
-ir_in[1] => Mux8.IN3
-ir_in[1] => Mux9.IN3
-ir_in[1] => Mux10.IN3
-ir_in[1] => Mux11.IN3
-ir_in[1] => Mux12.IN3
-ir_in[1] => Mux13.IN3
-ir_in[1] => Mux14.IN3
-ir_in[1] => Mux15.IN3
-ir_in[1] => Mux16.IN3
-ir_in[1] => Mux17.IN3
-ir_in[1] => Mux18.IN3
-ir_in[1] => Mux19.IN3
-ir_in[1] => Mux20.IN3
-ir_in[1] => Mux21.IN3
-ir_in[1] => Mux22.IN3
-ir_in[1] => Mux23.IN3
-ir_in[1] => Mux24.IN3
-ir_in[1] => Mux25.IN3
-ir_in[1] => Mux26.IN3
-ir_in[1] => Mux27.IN3
-ir_in[1] => Mux28.IN3
-ir_in[1] => Mux29.IN2
-ir_in[1] => Mux30.IN2
-ir_in[1] => Mux31.IN2
-ir_in[1] => Mux32.IN2
-ir_in[1] => Mux33.IN2
-ir_in[1] => Mux34.IN2
-ir_in[1] => Mux35.IN2
-ir_in[1] => Mux36.IN2
-ir_in[1] => Mux37.IN0
-ir_in[1] => Decoder0.IN0
-jtag_state_rti => st_ready_test_idle.DATAIN
-monitor_error => Mux3.IN4
-monitor_ready => monitor_ready.IN1
-reset_n => ~NO_FANOUT~
-resetlatch => Mux4.IN4
-tck => tck.IN2
-tdi => sr.DATAB
-tdi => sr.DATAB
-tdi => sr.DATAB
-tdi => sr.DATAB
-tdi => sr.DATAB
-tdi => sr.DATAB
-tracemem_on => Mux1.IN5
-tracemem_trcdata[0] => Mux37.IN2
-tracemem_trcdata[1] => Mux36.IN4
-tracemem_trcdata[2] => Mux35.IN4
-tracemem_trcdata[3] => Mux34.IN4
-tracemem_trcdata[4] => Mux33.IN4
-tracemem_trcdata[5] => Mux32.IN4
-tracemem_trcdata[6] => Mux31.IN4
-tracemem_trcdata[7] => Mux30.IN4
-tracemem_trcdata[8] => Mux29.IN4
-tracemem_trcdata[9] => Mux28.IN5
-tracemem_trcdata[10] => Mux27.IN5
-tracemem_trcdata[11] => Mux26.IN5
-tracemem_trcdata[12] => Mux25.IN5
-tracemem_trcdata[13] => Mux24.IN5
-tracemem_trcdata[14] => Mux23.IN5
-tracemem_trcdata[15] => Mux22.IN5
-tracemem_trcdata[16] => Mux21.IN5
-tracemem_trcdata[17] => Mux20.IN5
-tracemem_trcdata[18] => Mux19.IN5
-tracemem_trcdata[19] => Mux18.IN5
-tracemem_trcdata[20] => Mux17.IN5
-tracemem_trcdata[21] => Mux16.IN5
-tracemem_trcdata[22] => Mux15.IN5
-tracemem_trcdata[23] => Mux14.IN5
-tracemem_trcdata[24] => Mux13.IN5
-tracemem_trcdata[25] => Mux12.IN5
-tracemem_trcdata[26] => Mux11.IN5
-tracemem_trcdata[27] => Mux10.IN5
-tracemem_trcdata[28] => Mux9.IN5
-tracemem_trcdata[29] => Mux8.IN5
-tracemem_trcdata[30] => Mux7.IN5
-tracemem_trcdata[31] => Mux6.IN5
-tracemem_trcdata[32] => Mux5.IN5
-tracemem_trcdata[33] => Mux4.IN5
-tracemem_trcdata[34] => Mux3.IN5
-tracemem_trcdata[35] => Mux2.IN4
-tracemem_tw => Mux0.IN4
-trc_im_addr[0] => Mux35.IN5
-trc_im_addr[1] => Mux34.IN5
-trc_im_addr[2] => Mux33.IN5
-trc_im_addr[3] => Mux32.IN5
-trc_im_addr[4] => Mux31.IN5
-trc_im_addr[5] => Mux30.IN5
-trc_im_addr[6] => Mux29.IN5
-trc_on => Mux37.IN3
-trc_wrap => Mux36.IN5
-trigbrktype => Mux37.IN4
-trigger_state_1 => Mux0.IN5
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_cdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_sdr => sr.OUTPUTSELECT
-vs_uir => DRsize.OUTPUTSELECT
-vs_uir => DRsize.OUTPUTSELECT
-vs_uir => DRsize.OUTPUTSELECT
-vs_uir => DRsize.OUTPUTSELECT
-vs_uir => DRsize.OUTPUTSELECT
-vs_uir => DRsize.OUTPUTSELECT
-ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jrst_n <= unxcomplemented_resetxx2.DB_MAX_OUTPUT_PORT_TYPE
-sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
-tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
-clk => dreg[0].CLK
-clk => din_s1.CLK
-reset_n => dreg[0].ACLR
-reset_n => din_s1.ACLR
-din => din_s1.DATAIN
-dout <= dout.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
-clk => dreg[0].CLK
-clk => din_s1.CLK
-reset_n => dreg[0].ACLR
-reset_n => din_s1.ACLR
-din => din_s1.DATAIN
-dout <= dout.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk
-clk => clk.IN2
-ir_in[0] => ir[0].DATAIN
-ir_in[1] => ir[1].DATAIN
-sr[0] => jdo[0]~reg0.DATAIN
-sr[1] => jdo[1]~reg0.DATAIN
-sr[2] => jdo[2]~reg0.DATAIN
-sr[3] => jdo[3]~reg0.DATAIN
-sr[4] => jdo[4]~reg0.DATAIN
-sr[5] => jdo[5]~reg0.DATAIN
-sr[6] => jdo[6]~reg0.DATAIN
-sr[7] => jdo[7]~reg0.DATAIN
-sr[8] => jdo[8]~reg0.DATAIN
-sr[9] => jdo[9]~reg0.DATAIN
-sr[10] => jdo[10]~reg0.DATAIN
-sr[11] => jdo[11]~reg0.DATAIN
-sr[12] => jdo[12]~reg0.DATAIN
-sr[13] => jdo[13]~reg0.DATAIN
-sr[14] => jdo[14]~reg0.DATAIN
-sr[15] => jdo[15]~reg0.DATAIN
-sr[16] => jdo[16]~reg0.DATAIN
-sr[17] => jdo[17]~reg0.DATAIN
-sr[18] => jdo[18]~reg0.DATAIN
-sr[19] => jdo[19]~reg0.DATAIN
-sr[20] => jdo[20]~reg0.DATAIN
-sr[21] => jdo[21]~reg0.DATAIN
-sr[22] => jdo[22]~reg0.DATAIN
-sr[23] => jdo[23]~reg0.DATAIN
-sr[24] => jdo[24]~reg0.DATAIN
-sr[25] => jdo[25]~reg0.DATAIN
-sr[26] => jdo[26]~reg0.DATAIN
-sr[27] => jdo[27]~reg0.DATAIN
-sr[28] => jdo[28]~reg0.DATAIN
-sr[29] => jdo[29]~reg0.DATAIN
-sr[30] => jdo[30]~reg0.DATAIN
-sr[31] => jdo[31]~reg0.DATAIN
-sr[32] => jdo[32]~reg0.DATAIN
-sr[33] => jdo[33]~reg0.DATAIN
-sr[34] => jdo[34]~reg0.DATAIN
-sr[35] => jdo[35]~reg0.DATAIN
-sr[36] => jdo[36]~reg0.DATAIN
-sr[37] => jdo[37]~reg0.DATAIN
-vs_udr => vs_udr.IN1
-vs_uir => vs_uir.IN1
-jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
-take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
-take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
-take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
-take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
-take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
-take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
-take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
-take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
-take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
-take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
-take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
-take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
-clk => dreg[0].CLK
-clk => din_s1.CLK
-reset_n => dreg[0].ACLR
-reset_n => din_s1.ACLR
-din => din_s1.DATAIN
-dout <= dout.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
-clk => dreg[0].CLK
-clk => din_s1.CLK
-reset_n => dreg[0].ACLR
-reset_n => din_s1.ACLR
-din => din_s1.DATAIN
-dout <= dout.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_nios2_processor_jtag_debug_module_phy
-tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
-tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
-ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
-ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
-tdo => tdo.IN1
-ir_out[0] => ir_out[0].IN1
-ir_out[1] => ir_out[1].IN1
-virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
-virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
-virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
-virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
-virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
-virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
-virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
-virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
-tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
-jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
-jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
-jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
-jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
-jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
-jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
-jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
-jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
-jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
-jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
-jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
-jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
-jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
-jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
-jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
-jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir
-
-
-|lights|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_nios2_processor_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
-usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
-usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
-usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
-usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
-usr_tdo => tdo.DATAIN
-usr_ir_out[0] => ir_out[0].DATAIN
-usr_ir_out[1] => ir_out[1].DATAIN
-usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
-usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
-usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
-raw_tck => usr_tck.DATAIN
-raw_tms => usr_tms.DATAIN
-tdi => usr_tdi.DATAIN
-jtag_state_tlr => usr_jtag_state_tlr.DATAIN
-jtag_state_rti => usr_jtag_state_rti.DATAIN
-jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
-jtag_state_cdr => virtual_state_cdr.IN1
-jtag_state_cdr => usr_virtual_state_cir.DATAIN
-jtag_state_cdr => usr_jtag_state_cdr.DATAIN
-jtag_state_sdr => virtual_state_sdr.IN1
-jtag_state_sdr => usr_jtag_state_sdr.DATAIN
-jtag_state_e1dr => virtual_state_e1dr.IN1
-jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
-jtag_state_pdr => virtual_state_pdr.IN1
-jtag_state_pdr => usr_jtag_state_pdr.DATAIN
-jtag_state_e2dr => virtual_state_e2dr.IN1
-jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
-jtag_state_udr => virtual_state_udr.IN1
-jtag_state_udr => virtual_state_uir.IN1
-jtag_state_udr => usr_jtag_state_udr.DATAIN
-jtag_state_sirs => usr_jtag_state_sirs.DATAIN
-jtag_state_cir => usr_jtag_state_cir.DATAIN
-jtag_state_sir => usr_jtag_state_sir.DATAIN
-jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
-jtag_state_pir => usr_jtag_state_pir.DATAIN
-jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
-jtag_state_uir => usr_jtag_state_uir.DATAIN
-usr1 => virtual_ir_scan.IN0
-usr1 => virtual_dr_scan.IN0
-clr => ~NO_FANOUT~
-ena => virtual_dr_scan.IN1
-ena => virtual_ir_scan.IN1
-ir_in[0] => usr_ir_in[0].DATAIN
-ir_in[1] => usr_ir_in[1].DATAIN
-tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
-ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
-ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_onchip_memory:onchip_memory
-address[0] => address[0].IN1
-address[1] => address[1].IN1
-address[2] => address[2].IN1
-address[3] => address[3].IN1
-address[4] => address[4].IN1
-address[5] => address[5].IN1
-address[6] => address[6].IN1
-address[7] => address[7].IN1
-address[8] => address[8].IN1
-address[9] => address[9].IN1
-address[10] => address[10].IN1
-address[11] => address[11].IN1
-address[12] => address[12].IN1
-address[13] => address[13].IN1
-address[14] => address[14].IN1
-address[15] => address[15].IN1
-byteenable[0] => byteenable[0].IN1
-byteenable[1] => byteenable[1].IN1
-byteenable[2] => byteenable[2].IN1
-byteenable[3] => byteenable[3].IN1
-chipselect => wren.IN0
-clk => clk.IN1
-clken => clocken0.IN0
-reset => ~NO_FANOUT~
-reset_req => clocken0.IN1
-write => wren.IN1
-writedata[0] => writedata[0].IN1
-writedata[1] => writedata[1].IN1
-writedata[2] => writedata[2].IN1
-writedata[3] => writedata[3].IN1
-writedata[4] => writedata[4].IN1
-writedata[5] => writedata[5].IN1
-writedata[6] => writedata[6].IN1
-writedata[7] => writedata[7].IN1
-writedata[8] => writedata[8].IN1
-writedata[9] => writedata[9].IN1
-writedata[10] => writedata[10].IN1
-writedata[11] => writedata[11].IN1
-writedata[12] => writedata[12].IN1
-writedata[13] => writedata[13].IN1
-writedata[14] => writedata[14].IN1
-writedata[15] => writedata[15].IN1
-writedata[16] => writedata[16].IN1
-writedata[17] => writedata[17].IN1
-writedata[18] => writedata[18].IN1
-writedata[19] => writedata[19].IN1
-writedata[20] => writedata[20].IN1
-writedata[21] => writedata[21].IN1
-writedata[22] => writedata[22].IN1
-writedata[23] => writedata[23].IN1
-writedata[24] => writedata[24].IN1
-writedata[25] => writedata[25].IN1
-writedata[26] => writedata[26].IN1
-writedata[27] => writedata[27].IN1
-writedata[28] => writedata[28].IN1
-writedata[29] => writedata[29].IN1
-writedata[30] => writedata[30].IN1
-writedata[31] => writedata[31].IN1
-readdata[0] <= altsyncram:the_altsyncram.q_a
-readdata[1] <= altsyncram:the_altsyncram.q_a
-readdata[2] <= altsyncram:the_altsyncram.q_a
-readdata[3] <= altsyncram:the_altsyncram.q_a
-readdata[4] <= altsyncram:the_altsyncram.q_a
-readdata[5] <= altsyncram:the_altsyncram.q_a
-readdata[6] <= altsyncram:the_altsyncram.q_a
-readdata[7] <= altsyncram:the_altsyncram.q_a
-readdata[8] <= altsyncram:the_altsyncram.q_a
-readdata[9] <= altsyncram:the_altsyncram.q_a
-readdata[10] <= altsyncram:the_altsyncram.q_a
-readdata[11] <= altsyncram:the_altsyncram.q_a
-readdata[12] <= altsyncram:the_altsyncram.q_a
-readdata[13] <= altsyncram:the_altsyncram.q_a
-readdata[14] <= altsyncram:the_altsyncram.q_a
-readdata[15] <= altsyncram:the_altsyncram.q_a
-readdata[16] <= altsyncram:the_altsyncram.q_a
-readdata[17] <= altsyncram:the_altsyncram.q_a
-readdata[18] <= altsyncram:the_altsyncram.q_a
-readdata[19] <= altsyncram:the_altsyncram.q_a
-readdata[20] <= altsyncram:the_altsyncram.q_a
-readdata[21] <= altsyncram:the_altsyncram.q_a
-readdata[22] <= altsyncram:the_altsyncram.q_a
-readdata[23] <= altsyncram:the_altsyncram.q_a
-readdata[24] <= altsyncram:the_altsyncram.q_a
-readdata[25] <= altsyncram:the_altsyncram.q_a
-readdata[26] <= altsyncram:the_altsyncram.q_a
-readdata[27] <= altsyncram:the_altsyncram.q_a
-readdata[28] <= altsyncram:the_altsyncram.q_a
-readdata[29] <= altsyncram:the_altsyncram.q_a
-readdata[30] <= altsyncram:the_altsyncram.q_a
-readdata[31] <= altsyncram:the_altsyncram.q_a
-
-
-|lights|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram
-wren_a => altsyncram_4ed1:auto_generated.wren_a
-rden_a => ~NO_FANOUT~
-wren_b => ~NO_FANOUT~
-rden_b => ~NO_FANOUT~
-data_a[0] => altsyncram_4ed1:auto_generated.data_a[0]
-data_a[1] => altsyncram_4ed1:auto_generated.data_a[1]
-data_a[2] => altsyncram_4ed1:auto_generated.data_a[2]
-data_a[3] => altsyncram_4ed1:auto_generated.data_a[3]
-data_a[4] => altsyncram_4ed1:auto_generated.data_a[4]
-data_a[5] => altsyncram_4ed1:auto_generated.data_a[5]
-data_a[6] => altsyncram_4ed1:auto_generated.data_a[6]
-data_a[7] => altsyncram_4ed1:auto_generated.data_a[7]
-data_a[8] => altsyncram_4ed1:auto_generated.data_a[8]
-data_a[9] => altsyncram_4ed1:auto_generated.data_a[9]
-data_a[10] => altsyncram_4ed1:auto_generated.data_a[10]
-data_a[11] => altsyncram_4ed1:auto_generated.data_a[11]
-data_a[12] => altsyncram_4ed1:auto_generated.data_a[12]
-data_a[13] => altsyncram_4ed1:auto_generated.data_a[13]
-data_a[14] => altsyncram_4ed1:auto_generated.data_a[14]
-data_a[15] => altsyncram_4ed1:auto_generated.data_a[15]
-data_a[16] => altsyncram_4ed1:auto_generated.data_a[16]
-data_a[17] => altsyncram_4ed1:auto_generated.data_a[17]
-data_a[18] => altsyncram_4ed1:auto_generated.data_a[18]
-data_a[19] => altsyncram_4ed1:auto_generated.data_a[19]
-data_a[20] => altsyncram_4ed1:auto_generated.data_a[20]
-data_a[21] => altsyncram_4ed1:auto_generated.data_a[21]
-data_a[22] => altsyncram_4ed1:auto_generated.data_a[22]
-data_a[23] => altsyncram_4ed1:auto_generated.data_a[23]
-data_a[24] => altsyncram_4ed1:auto_generated.data_a[24]
-data_a[25] => altsyncram_4ed1:auto_generated.data_a[25]
-data_a[26] => altsyncram_4ed1:auto_generated.data_a[26]
-data_a[27] => altsyncram_4ed1:auto_generated.data_a[27]
-data_a[28] => altsyncram_4ed1:auto_generated.data_a[28]
-data_a[29] => altsyncram_4ed1:auto_generated.data_a[29]
-data_a[30] => altsyncram_4ed1:auto_generated.data_a[30]
-data_a[31] => altsyncram_4ed1:auto_generated.data_a[31]
-data_b[0] => ~NO_FANOUT~
-address_a[0] => altsyncram_4ed1:auto_generated.address_a[0]
-address_a[1] => altsyncram_4ed1:auto_generated.address_a[1]
-address_a[2] => altsyncram_4ed1:auto_generated.address_a[2]
-address_a[3] => altsyncram_4ed1:auto_generated.address_a[3]
-address_a[4] => altsyncram_4ed1:auto_generated.address_a[4]
-address_a[5] => altsyncram_4ed1:auto_generated.address_a[5]
-address_a[6] => altsyncram_4ed1:auto_generated.address_a[6]
-address_a[7] => altsyncram_4ed1:auto_generated.address_a[7]
-address_a[8] => altsyncram_4ed1:auto_generated.address_a[8]
-address_a[9] => altsyncram_4ed1:auto_generated.address_a[9]
-address_a[10] => altsyncram_4ed1:auto_generated.address_a[10]
-address_a[11] => altsyncram_4ed1:auto_generated.address_a[11]
-address_a[12] => altsyncram_4ed1:auto_generated.address_a[12]
-address_a[13] => altsyncram_4ed1:auto_generated.address_a[13]
-address_a[14] => altsyncram_4ed1:auto_generated.address_a[14]
-address_a[15] => altsyncram_4ed1:auto_generated.address_a[15]
-address_b[0] => ~NO_FANOUT~
-addressstall_a => ~NO_FANOUT~
-addressstall_b => ~NO_FANOUT~
-clock0 => altsyncram_4ed1:auto_generated.clock0
-clock1 => ~NO_FANOUT~
-clocken0 => altsyncram_4ed1:auto_generated.clocken0
-clocken1 => ~NO_FANOUT~
-clocken2 => ~NO_FANOUT~
-clocken3 => ~NO_FANOUT~
-aclr0 => ~NO_FANOUT~
-aclr1 => ~NO_FANOUT~
-byteena_a[0] => altsyncram_4ed1:auto_generated.byteena_a[0]
-byteena_a[1] => altsyncram_4ed1:auto_generated.byteena_a[1]
-byteena_a[2] => altsyncram_4ed1:auto_generated.byteena_a[2]
-byteena_a[3] => altsyncram_4ed1:auto_generated.byteena_a[3]
-byteena_b[0] => ~NO_FANOUT~
-q_a[0] <= altsyncram_4ed1:auto_generated.q_a[0]
-q_a[1] <= altsyncram_4ed1:auto_generated.q_a[1]
-q_a[2] <= altsyncram_4ed1:auto_generated.q_a[2]
-q_a[3] <= altsyncram_4ed1:auto_generated.q_a[3]
-q_a[4] <= altsyncram_4ed1:auto_generated.q_a[4]
-q_a[5] <= altsyncram_4ed1:auto_generated.q_a[5]
-q_a[6] <= altsyncram_4ed1:auto_generated.q_a[6]
-q_a[7] <= altsyncram_4ed1:auto_generated.q_a[7]
-q_a[8] <= altsyncram_4ed1:auto_generated.q_a[8]
-q_a[9] <= altsyncram_4ed1:auto_generated.q_a[9]
-q_a[10] <= altsyncram_4ed1:auto_generated.q_a[10]
-q_a[11] <= altsyncram_4ed1:auto_generated.q_a[11]
-q_a[12] <= altsyncram_4ed1:auto_generated.q_a[12]
-q_a[13] <= altsyncram_4ed1:auto_generated.q_a[13]
-q_a[14] <= altsyncram_4ed1:auto_generated.q_a[14]
-q_a[15] <= altsyncram_4ed1:auto_generated.q_a[15]
-q_a[16] <= altsyncram_4ed1:auto_generated.q_a[16]
-q_a[17] <= altsyncram_4ed1:auto_generated.q_a[17]
-q_a[18] <= altsyncram_4ed1:auto_generated.q_a[18]
-q_a[19] <= altsyncram_4ed1:auto_generated.q_a[19]
-q_a[20] <= altsyncram_4ed1:auto_generated.q_a[20]
-q_a[21] <= altsyncram_4ed1:auto_generated.q_a[21]
-q_a[22] <= altsyncram_4ed1:auto_generated.q_a[22]
-q_a[23] <= altsyncram_4ed1:auto_generated.q_a[23]
-q_a[24] <= altsyncram_4ed1:auto_generated.q_a[24]
-q_a[25] <= altsyncram_4ed1:auto_generated.q_a[25]
-q_a[26] <= altsyncram_4ed1:auto_generated.q_a[26]
-q_a[27] <= altsyncram_4ed1:auto_generated.q_a[27]
-q_a[28] <= altsyncram_4ed1:auto_generated.q_a[28]
-q_a[29] <= altsyncram_4ed1:auto_generated.q_a[29]
-q_a[30] <= altsyncram_4ed1:auto_generated.q_a[30]
-q_a[31] <= altsyncram_4ed1:auto_generated.q_a[31]
-q_b[0] <=
-eccstatus[0] <=
-eccstatus[1] <=
-eccstatus[2] <=
-
-
-|lights|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated
-address_a[0] => ram_block1a0.PORTAADDR
-address_a[0] => ram_block1a1.PORTAADDR
-address_a[0] => ram_block1a2.PORTAADDR
-address_a[0] => ram_block1a3.PORTAADDR
-address_a[0] => ram_block1a4.PORTAADDR
-address_a[0] => ram_block1a5.PORTAADDR
-address_a[0] => ram_block1a6.PORTAADDR
-address_a[0] => ram_block1a7.PORTAADDR
-address_a[0] => ram_block1a8.PORTAADDR
-address_a[0] => ram_block1a9.PORTAADDR
-address_a[0] => ram_block1a10.PORTAADDR
-address_a[0] => ram_block1a11.PORTAADDR
-address_a[0] => ram_block1a12.PORTAADDR
-address_a[0] => ram_block1a13.PORTAADDR
-address_a[0] => ram_block1a14.PORTAADDR
-address_a[0] => ram_block1a15.PORTAADDR
-address_a[0] => ram_block1a16.PORTAADDR
-address_a[0] => ram_block1a17.PORTAADDR
-address_a[0] => ram_block1a18.PORTAADDR
-address_a[0] => ram_block1a19.PORTAADDR
-address_a[0] => ram_block1a20.PORTAADDR
-address_a[0] => ram_block1a21.PORTAADDR
-address_a[0] => ram_block1a22.PORTAADDR
-address_a[0] => ram_block1a23.PORTAADDR
-address_a[0] => ram_block1a24.PORTAADDR
-address_a[0] => ram_block1a25.PORTAADDR
-address_a[0] => ram_block1a26.PORTAADDR
-address_a[0] => ram_block1a27.PORTAADDR
-address_a[0] => ram_block1a28.PORTAADDR
-address_a[0] => ram_block1a29.PORTAADDR
-address_a[0] => ram_block1a30.PORTAADDR
-address_a[0] => ram_block1a31.PORTAADDR
-address_a[0] => ram_block1a32.PORTAADDR
-address_a[0] => ram_block1a33.PORTAADDR
-address_a[0] => ram_block1a34.PORTAADDR
-address_a[0] => ram_block1a35.PORTAADDR
-address_a[0] => ram_block1a36.PORTAADDR
-address_a[0] => ram_block1a37.PORTAADDR
-address_a[0] => ram_block1a38.PORTAADDR
-address_a[0] => ram_block1a39.PORTAADDR
-address_a[0] => ram_block1a40.PORTAADDR
-address_a[0] => ram_block1a41.PORTAADDR
-address_a[0] => ram_block1a42.PORTAADDR
-address_a[0] => ram_block1a43.PORTAADDR
-address_a[0] => ram_block1a44.PORTAADDR
-address_a[0] => ram_block1a45.PORTAADDR
-address_a[0] => ram_block1a46.PORTAADDR
-address_a[0] => ram_block1a47.PORTAADDR
-address_a[0] => ram_block1a48.PORTAADDR
-address_a[0] => ram_block1a49.PORTAADDR
-address_a[0] => ram_block1a50.PORTAADDR
-address_a[0] => ram_block1a51.PORTAADDR
-address_a[0] => ram_block1a52.PORTAADDR
-address_a[0] => ram_block1a53.PORTAADDR
-address_a[0] => ram_block1a54.PORTAADDR
-address_a[0] => ram_block1a55.PORTAADDR
-address_a[0] => ram_block1a56.PORTAADDR
-address_a[0] => ram_block1a57.PORTAADDR
-address_a[0] => ram_block1a58.PORTAADDR
-address_a[0] => ram_block1a59.PORTAADDR
-address_a[0] => ram_block1a60.PORTAADDR
-address_a[0] => ram_block1a61.PORTAADDR
-address_a[0] => ram_block1a62.PORTAADDR
-address_a[0] => ram_block1a63.PORTAADDR
-address_a[0] => ram_block1a64.PORTAADDR
-address_a[0] => ram_block1a65.PORTAADDR
-address_a[0] => ram_block1a66.PORTAADDR
-address_a[0] => ram_block1a67.PORTAADDR
-address_a[0] => ram_block1a68.PORTAADDR
-address_a[0] => ram_block1a69.PORTAADDR
-address_a[0] => ram_block1a70.PORTAADDR
-address_a[0] => ram_block1a71.PORTAADDR
-address_a[0] => ram_block1a72.PORTAADDR
-address_a[0] => ram_block1a73.PORTAADDR
-address_a[0] => ram_block1a74.PORTAADDR
-address_a[0] => ram_block1a75.PORTAADDR
-address_a[0] => ram_block1a76.PORTAADDR
-address_a[0] => ram_block1a77.PORTAADDR
-address_a[0] => ram_block1a78.PORTAADDR
-address_a[0] => ram_block1a79.PORTAADDR
-address_a[0] => ram_block1a80.PORTAADDR
-address_a[0] => ram_block1a81.PORTAADDR
-address_a[0] => ram_block1a82.PORTAADDR
-address_a[0] => ram_block1a83.PORTAADDR
-address_a[0] => ram_block1a84.PORTAADDR
-address_a[0] => ram_block1a85.PORTAADDR
-address_a[0] => ram_block1a86.PORTAADDR
-address_a[0] => ram_block1a87.PORTAADDR
-address_a[0] => ram_block1a88.PORTAADDR
-address_a[0] => ram_block1a89.PORTAADDR
-address_a[0] => ram_block1a90.PORTAADDR
-address_a[0] => ram_block1a91.PORTAADDR
-address_a[0] => ram_block1a92.PORTAADDR
-address_a[0] => ram_block1a93.PORTAADDR
-address_a[0] => ram_block1a94.PORTAADDR
-address_a[0] => ram_block1a95.PORTAADDR
-address_a[0] => ram_block1a96.PORTAADDR
-address_a[0] => ram_block1a97.PORTAADDR
-address_a[0] => ram_block1a98.PORTAADDR
-address_a[0] => ram_block1a99.PORTAADDR
-address_a[0] => ram_block1a100.PORTAADDR
-address_a[0] => ram_block1a101.PORTAADDR
-address_a[0] => ram_block1a102.PORTAADDR
-address_a[0] => ram_block1a103.PORTAADDR
-address_a[0] => ram_block1a104.PORTAADDR
-address_a[0] => ram_block1a105.PORTAADDR
-address_a[0] => ram_block1a106.PORTAADDR
-address_a[0] => ram_block1a107.PORTAADDR
-address_a[0] => ram_block1a108.PORTAADDR
-address_a[0] => ram_block1a109.PORTAADDR
-address_a[0] => ram_block1a110.PORTAADDR
-address_a[0] => ram_block1a111.PORTAADDR
-address_a[0] => ram_block1a112.PORTAADDR
-address_a[0] => ram_block1a113.PORTAADDR
-address_a[0] => ram_block1a114.PORTAADDR
-address_a[0] => ram_block1a115.PORTAADDR
-address_a[0] => ram_block1a116.PORTAADDR
-address_a[0] => ram_block1a117.PORTAADDR
-address_a[0] => ram_block1a118.PORTAADDR
-address_a[0] => ram_block1a119.PORTAADDR
-address_a[0] => ram_block1a120.PORTAADDR
-address_a[0] => ram_block1a121.PORTAADDR
-address_a[0] => ram_block1a122.PORTAADDR
-address_a[0] => ram_block1a123.PORTAADDR
-address_a[0] => ram_block1a124.PORTAADDR
-address_a[0] => ram_block1a125.PORTAADDR
-address_a[0] => ram_block1a126.PORTAADDR
-address_a[0] => ram_block1a127.PORTAADDR
-address_a[0] => ram_block1a128.PORTAADDR
-address_a[0] => ram_block1a129.PORTAADDR
-address_a[0] => ram_block1a130.PORTAADDR
-address_a[0] => ram_block1a131.PORTAADDR
-address_a[0] => ram_block1a132.PORTAADDR
-address_a[0] => ram_block1a133.PORTAADDR
-address_a[0] => ram_block1a134.PORTAADDR
-address_a[0] => ram_block1a135.PORTAADDR
-address_a[0] => ram_block1a136.PORTAADDR
-address_a[0] => ram_block1a137.PORTAADDR
-address_a[0] => ram_block1a138.PORTAADDR
-address_a[0] => ram_block1a139.PORTAADDR
-address_a[0] => ram_block1a140.PORTAADDR
-address_a[0] => ram_block1a141.PORTAADDR
-address_a[0] => ram_block1a142.PORTAADDR
-address_a[0] => ram_block1a143.PORTAADDR
-address_a[0] => ram_block1a144.PORTAADDR
-address_a[0] => ram_block1a145.PORTAADDR
-address_a[0] => ram_block1a146.PORTAADDR
-address_a[0] => ram_block1a147.PORTAADDR
-address_a[0] => ram_block1a148.PORTAADDR
-address_a[0] => ram_block1a149.PORTAADDR
-address_a[0] => ram_block1a150.PORTAADDR
-address_a[0] => ram_block1a151.PORTAADDR
-address_a[0] => ram_block1a152.PORTAADDR
-address_a[0] => ram_block1a153.PORTAADDR
-address_a[0] => ram_block1a154.PORTAADDR
-address_a[0] => ram_block1a155.PORTAADDR
-address_a[0] => ram_block1a156.PORTAADDR
-address_a[0] => ram_block1a157.PORTAADDR
-address_a[0] => ram_block1a158.PORTAADDR
-address_a[0] => ram_block1a159.PORTAADDR
-address_a[0] => ram_block1a160.PORTAADDR
-address_a[0] => ram_block1a161.PORTAADDR
-address_a[0] => ram_block1a162.PORTAADDR
-address_a[0] => ram_block1a163.PORTAADDR
-address_a[0] => ram_block1a164.PORTAADDR
-address_a[0] => ram_block1a165.PORTAADDR
-address_a[0] => ram_block1a166.PORTAADDR
-address_a[0] => ram_block1a167.PORTAADDR
-address_a[0] => ram_block1a168.PORTAADDR
-address_a[0] => ram_block1a169.PORTAADDR
-address_a[0] => ram_block1a170.PORTAADDR
-address_a[0] => ram_block1a171.PORTAADDR
-address_a[0] => ram_block1a172.PORTAADDR
-address_a[0] => ram_block1a173.PORTAADDR
-address_a[0] => ram_block1a174.PORTAADDR
-address_a[0] => ram_block1a175.PORTAADDR
-address_a[0] => ram_block1a176.PORTAADDR
-address_a[0] => ram_block1a177.PORTAADDR
-address_a[0] => ram_block1a178.PORTAADDR
-address_a[0] => ram_block1a179.PORTAADDR
-address_a[0] => ram_block1a180.PORTAADDR
-address_a[0] => ram_block1a181.PORTAADDR
-address_a[0] => ram_block1a182.PORTAADDR
-address_a[0] => ram_block1a183.PORTAADDR
-address_a[0] => ram_block1a184.PORTAADDR
-address_a[0] => ram_block1a185.PORTAADDR
-address_a[0] => ram_block1a186.PORTAADDR
-address_a[0] => ram_block1a187.PORTAADDR
-address_a[0] => ram_block1a188.PORTAADDR
-address_a[0] => ram_block1a189.PORTAADDR
-address_a[0] => ram_block1a190.PORTAADDR
-address_a[0] => ram_block1a191.PORTAADDR
-address_a[0] => ram_block1a192.PORTAADDR
-address_a[0] => ram_block1a193.PORTAADDR
-address_a[0] => ram_block1a194.PORTAADDR
-address_a[0] => ram_block1a195.PORTAADDR
-address_a[0] => ram_block1a196.PORTAADDR
-address_a[0] => ram_block1a197.PORTAADDR
-address_a[0] => ram_block1a198.PORTAADDR
-address_a[0] => ram_block1a199.PORTAADDR
-address_a[0] => ram_block1a200.PORTAADDR
-address_a[0] => ram_block1a201.PORTAADDR
-address_a[0] => ram_block1a202.PORTAADDR
-address_a[0] => ram_block1a203.PORTAADDR
-address_a[0] => ram_block1a204.PORTAADDR
-address_a[0] => ram_block1a205.PORTAADDR
-address_a[0] => ram_block1a206.PORTAADDR
-address_a[0] => ram_block1a207.PORTAADDR
-address_a[0] => ram_block1a208.PORTAADDR
-address_a[0] => ram_block1a209.PORTAADDR
-address_a[0] => ram_block1a210.PORTAADDR
-address_a[0] => ram_block1a211.PORTAADDR
-address_a[0] => ram_block1a212.PORTAADDR
-address_a[0] => ram_block1a213.PORTAADDR
-address_a[0] => ram_block1a214.PORTAADDR
-address_a[0] => ram_block1a215.PORTAADDR
-address_a[0] => ram_block1a216.PORTAADDR
-address_a[0] => ram_block1a217.PORTAADDR
-address_a[0] => ram_block1a218.PORTAADDR
-address_a[0] => ram_block1a219.PORTAADDR
-address_a[0] => ram_block1a220.PORTAADDR
-address_a[0] => ram_block1a221.PORTAADDR
-address_a[0] => ram_block1a222.PORTAADDR
-address_a[0] => ram_block1a223.PORTAADDR
-address_a[1] => ram_block1a0.PORTAADDR1
-address_a[1] => ram_block1a1.PORTAADDR1
-address_a[1] => ram_block1a2.PORTAADDR1
-address_a[1] => ram_block1a3.PORTAADDR1
-address_a[1] => ram_block1a4.PORTAADDR1
-address_a[1] => ram_block1a5.PORTAADDR1
-address_a[1] => ram_block1a6.PORTAADDR1
-address_a[1] => ram_block1a7.PORTAADDR1
-address_a[1] => ram_block1a8.PORTAADDR1
-address_a[1] => ram_block1a9.PORTAADDR1
-address_a[1] => ram_block1a10.PORTAADDR1
-address_a[1] => ram_block1a11.PORTAADDR1
-address_a[1] => ram_block1a12.PORTAADDR1
-address_a[1] => ram_block1a13.PORTAADDR1
-address_a[1] => ram_block1a14.PORTAADDR1
-address_a[1] => ram_block1a15.PORTAADDR1
-address_a[1] => ram_block1a16.PORTAADDR1
-address_a[1] => ram_block1a17.PORTAADDR1
-address_a[1] => ram_block1a18.PORTAADDR1
-address_a[1] => ram_block1a19.PORTAADDR1
-address_a[1] => ram_block1a20.PORTAADDR1
-address_a[1] => ram_block1a21.PORTAADDR1
-address_a[1] => ram_block1a22.PORTAADDR1
-address_a[1] => ram_block1a23.PORTAADDR1
-address_a[1] => ram_block1a24.PORTAADDR1
-address_a[1] => ram_block1a25.PORTAADDR1
-address_a[1] => ram_block1a26.PORTAADDR1
-address_a[1] => ram_block1a27.PORTAADDR1
-address_a[1] => ram_block1a28.PORTAADDR1
-address_a[1] => ram_block1a29.PORTAADDR1
-address_a[1] => ram_block1a30.PORTAADDR1
-address_a[1] => ram_block1a31.PORTAADDR1
-address_a[1] => ram_block1a32.PORTAADDR1
-address_a[1] => ram_block1a33.PORTAADDR1
-address_a[1] => ram_block1a34.PORTAADDR1
-address_a[1] => ram_block1a35.PORTAADDR1
-address_a[1] => ram_block1a36.PORTAADDR1
-address_a[1] => ram_block1a37.PORTAADDR1
-address_a[1] => ram_block1a38.PORTAADDR1
-address_a[1] => ram_block1a39.PORTAADDR1
-address_a[1] => ram_block1a40.PORTAADDR1
-address_a[1] => ram_block1a41.PORTAADDR1
-address_a[1] => ram_block1a42.PORTAADDR1
-address_a[1] => ram_block1a43.PORTAADDR1
-address_a[1] => ram_block1a44.PORTAADDR1
-address_a[1] => ram_block1a45.PORTAADDR1
-address_a[1] => ram_block1a46.PORTAADDR1
-address_a[1] => ram_block1a47.PORTAADDR1
-address_a[1] => ram_block1a48.PORTAADDR1
-address_a[1] => ram_block1a49.PORTAADDR1
-address_a[1] => ram_block1a50.PORTAADDR1
-address_a[1] => ram_block1a51.PORTAADDR1
-address_a[1] => ram_block1a52.PORTAADDR1
-address_a[1] => ram_block1a53.PORTAADDR1
-address_a[1] => ram_block1a54.PORTAADDR1
-address_a[1] => ram_block1a55.PORTAADDR1
-address_a[1] => ram_block1a56.PORTAADDR1
-address_a[1] => ram_block1a57.PORTAADDR1
-address_a[1] => ram_block1a58.PORTAADDR1
-address_a[1] => ram_block1a59.PORTAADDR1
-address_a[1] => ram_block1a60.PORTAADDR1
-address_a[1] => ram_block1a61.PORTAADDR1
-address_a[1] => ram_block1a62.PORTAADDR1
-address_a[1] => ram_block1a63.PORTAADDR1
-address_a[1] => ram_block1a64.PORTAADDR1
-address_a[1] => ram_block1a65.PORTAADDR1
-address_a[1] => ram_block1a66.PORTAADDR1
-address_a[1] => ram_block1a67.PORTAADDR1
-address_a[1] => ram_block1a68.PORTAADDR1
-address_a[1] => ram_block1a69.PORTAADDR1
-address_a[1] => ram_block1a70.PORTAADDR1
-address_a[1] => ram_block1a71.PORTAADDR1
-address_a[1] => ram_block1a72.PORTAADDR1
-address_a[1] => ram_block1a73.PORTAADDR1
-address_a[1] => ram_block1a74.PORTAADDR1
-address_a[1] => ram_block1a75.PORTAADDR1
-address_a[1] => ram_block1a76.PORTAADDR1
-address_a[1] => ram_block1a77.PORTAADDR1
-address_a[1] => ram_block1a78.PORTAADDR1
-address_a[1] => ram_block1a79.PORTAADDR1
-address_a[1] => ram_block1a80.PORTAADDR1
-address_a[1] => ram_block1a81.PORTAADDR1
-address_a[1] => ram_block1a82.PORTAADDR1
-address_a[1] => ram_block1a83.PORTAADDR1
-address_a[1] => ram_block1a84.PORTAADDR1
-address_a[1] => ram_block1a85.PORTAADDR1
-address_a[1] => ram_block1a86.PORTAADDR1
-address_a[1] => ram_block1a87.PORTAADDR1
-address_a[1] => ram_block1a88.PORTAADDR1
-address_a[1] => ram_block1a89.PORTAADDR1
-address_a[1] => ram_block1a90.PORTAADDR1
-address_a[1] => ram_block1a91.PORTAADDR1
-address_a[1] => ram_block1a92.PORTAADDR1
-address_a[1] => ram_block1a93.PORTAADDR1
-address_a[1] => ram_block1a94.PORTAADDR1
-address_a[1] => ram_block1a95.PORTAADDR1
-address_a[1] => ram_block1a96.PORTAADDR1
-address_a[1] => ram_block1a97.PORTAADDR1
-address_a[1] => ram_block1a98.PORTAADDR1
-address_a[1] => ram_block1a99.PORTAADDR1
-address_a[1] => ram_block1a100.PORTAADDR1
-address_a[1] => ram_block1a101.PORTAADDR1
-address_a[1] => ram_block1a102.PORTAADDR1
-address_a[1] => ram_block1a103.PORTAADDR1
-address_a[1] => ram_block1a104.PORTAADDR1
-address_a[1] => ram_block1a105.PORTAADDR1
-address_a[1] => ram_block1a106.PORTAADDR1
-address_a[1] => ram_block1a107.PORTAADDR1
-address_a[1] => ram_block1a108.PORTAADDR1
-address_a[1] => ram_block1a109.PORTAADDR1
-address_a[1] => ram_block1a110.PORTAADDR1
-address_a[1] => ram_block1a111.PORTAADDR1
-address_a[1] => ram_block1a112.PORTAADDR1
-address_a[1] => ram_block1a113.PORTAADDR1
-address_a[1] => ram_block1a114.PORTAADDR1
-address_a[1] => ram_block1a115.PORTAADDR1
-address_a[1] => ram_block1a116.PORTAADDR1
-address_a[1] => ram_block1a117.PORTAADDR1
-address_a[1] => ram_block1a118.PORTAADDR1
-address_a[1] => ram_block1a119.PORTAADDR1
-address_a[1] => ram_block1a120.PORTAADDR1
-address_a[1] => ram_block1a121.PORTAADDR1
-address_a[1] => ram_block1a122.PORTAADDR1
-address_a[1] => ram_block1a123.PORTAADDR1
-address_a[1] => ram_block1a124.PORTAADDR1
-address_a[1] => ram_block1a125.PORTAADDR1
-address_a[1] => ram_block1a126.PORTAADDR1
-address_a[1] => ram_block1a127.PORTAADDR1
-address_a[1] => ram_block1a128.PORTAADDR1
-address_a[1] => ram_block1a129.PORTAADDR1
-address_a[1] => ram_block1a130.PORTAADDR1
-address_a[1] => ram_block1a131.PORTAADDR1
-address_a[1] => ram_block1a132.PORTAADDR1
-address_a[1] => ram_block1a133.PORTAADDR1
-address_a[1] => ram_block1a134.PORTAADDR1
-address_a[1] => ram_block1a135.PORTAADDR1
-address_a[1] => ram_block1a136.PORTAADDR1
-address_a[1] => ram_block1a137.PORTAADDR1
-address_a[1] => ram_block1a138.PORTAADDR1
-address_a[1] => ram_block1a139.PORTAADDR1
-address_a[1] => ram_block1a140.PORTAADDR1
-address_a[1] => ram_block1a141.PORTAADDR1
-address_a[1] => ram_block1a142.PORTAADDR1
-address_a[1] => ram_block1a143.PORTAADDR1
-address_a[1] => ram_block1a144.PORTAADDR1
-address_a[1] => ram_block1a145.PORTAADDR1
-address_a[1] => ram_block1a146.PORTAADDR1
-address_a[1] => ram_block1a147.PORTAADDR1
-address_a[1] => ram_block1a148.PORTAADDR1
-address_a[1] => ram_block1a149.PORTAADDR1
-address_a[1] => ram_block1a150.PORTAADDR1
-address_a[1] => ram_block1a151.PORTAADDR1
-address_a[1] => ram_block1a152.PORTAADDR1
-address_a[1] => ram_block1a153.PORTAADDR1
-address_a[1] => ram_block1a154.PORTAADDR1
-address_a[1] => ram_block1a155.PORTAADDR1
-address_a[1] => ram_block1a156.PORTAADDR1
-address_a[1] => ram_block1a157.PORTAADDR1
-address_a[1] => ram_block1a158.PORTAADDR1
-address_a[1] => ram_block1a159.PORTAADDR1
-address_a[1] => ram_block1a160.PORTAADDR1
-address_a[1] => ram_block1a161.PORTAADDR1
-address_a[1] => ram_block1a162.PORTAADDR1
-address_a[1] => ram_block1a163.PORTAADDR1
-address_a[1] => ram_block1a164.PORTAADDR1
-address_a[1] => ram_block1a165.PORTAADDR1
-address_a[1] => ram_block1a166.PORTAADDR1
-address_a[1] => ram_block1a167.PORTAADDR1
-address_a[1] => ram_block1a168.PORTAADDR1
-address_a[1] => ram_block1a169.PORTAADDR1
-address_a[1] => ram_block1a170.PORTAADDR1
-address_a[1] => ram_block1a171.PORTAADDR1
-address_a[1] => ram_block1a172.PORTAADDR1
-address_a[1] => ram_block1a173.PORTAADDR1
-address_a[1] => ram_block1a174.PORTAADDR1
-address_a[1] => ram_block1a175.PORTAADDR1
-address_a[1] => ram_block1a176.PORTAADDR1
-address_a[1] => ram_block1a177.PORTAADDR1
-address_a[1] => ram_block1a178.PORTAADDR1
-address_a[1] => ram_block1a179.PORTAADDR1
-address_a[1] => ram_block1a180.PORTAADDR1
-address_a[1] => ram_block1a181.PORTAADDR1
-address_a[1] => ram_block1a182.PORTAADDR1
-address_a[1] => ram_block1a183.PORTAADDR1
-address_a[1] => ram_block1a184.PORTAADDR1
-address_a[1] => ram_block1a185.PORTAADDR1
-address_a[1] => ram_block1a186.PORTAADDR1
-address_a[1] => ram_block1a187.PORTAADDR1
-address_a[1] => ram_block1a188.PORTAADDR1
-address_a[1] => ram_block1a189.PORTAADDR1
-address_a[1] => ram_block1a190.PORTAADDR1
-address_a[1] => ram_block1a191.PORTAADDR1
-address_a[1] => ram_block1a192.PORTAADDR1
-address_a[1] => ram_block1a193.PORTAADDR1
-address_a[1] => ram_block1a194.PORTAADDR1
-address_a[1] => ram_block1a195.PORTAADDR1
-address_a[1] => ram_block1a196.PORTAADDR1
-address_a[1] => ram_block1a197.PORTAADDR1
-address_a[1] => ram_block1a198.PORTAADDR1
-address_a[1] => ram_block1a199.PORTAADDR1
-address_a[1] => ram_block1a200.PORTAADDR1
-address_a[1] => ram_block1a201.PORTAADDR1
-address_a[1] => ram_block1a202.PORTAADDR1
-address_a[1] => ram_block1a203.PORTAADDR1
-address_a[1] => ram_block1a204.PORTAADDR1
-address_a[1] => ram_block1a205.PORTAADDR1
-address_a[1] => ram_block1a206.PORTAADDR1
-address_a[1] => ram_block1a207.PORTAADDR1
-address_a[1] => ram_block1a208.PORTAADDR1
-address_a[1] => ram_block1a209.PORTAADDR1
-address_a[1] => ram_block1a210.PORTAADDR1
-address_a[1] => ram_block1a211.PORTAADDR1
-address_a[1] => ram_block1a212.PORTAADDR1
-address_a[1] => ram_block1a213.PORTAADDR1
-address_a[1] => ram_block1a214.PORTAADDR1
-address_a[1] => ram_block1a215.PORTAADDR1
-address_a[1] => ram_block1a216.PORTAADDR1
-address_a[1] => ram_block1a217.PORTAADDR1
-address_a[1] => ram_block1a218.PORTAADDR1
-address_a[1] => ram_block1a219.PORTAADDR1
-address_a[1] => ram_block1a220.PORTAADDR1
-address_a[1] => ram_block1a221.PORTAADDR1
-address_a[1] => ram_block1a222.PORTAADDR1
-address_a[1] => ram_block1a223.PORTAADDR1
-address_a[2] => ram_block1a0.PORTAADDR2
-address_a[2] => ram_block1a1.PORTAADDR2
-address_a[2] => ram_block1a2.PORTAADDR2
-address_a[2] => ram_block1a3.PORTAADDR2
-address_a[2] => ram_block1a4.PORTAADDR2
-address_a[2] => ram_block1a5.PORTAADDR2
-address_a[2] => ram_block1a6.PORTAADDR2
-address_a[2] => ram_block1a7.PORTAADDR2
-address_a[2] => ram_block1a8.PORTAADDR2
-address_a[2] => ram_block1a9.PORTAADDR2
-address_a[2] => ram_block1a10.PORTAADDR2
-address_a[2] => ram_block1a11.PORTAADDR2
-address_a[2] => ram_block1a12.PORTAADDR2
-address_a[2] => ram_block1a13.PORTAADDR2
-address_a[2] => ram_block1a14.PORTAADDR2
-address_a[2] => ram_block1a15.PORTAADDR2
-address_a[2] => ram_block1a16.PORTAADDR2
-address_a[2] => ram_block1a17.PORTAADDR2
-address_a[2] => ram_block1a18.PORTAADDR2
-address_a[2] => ram_block1a19.PORTAADDR2
-address_a[2] => ram_block1a20.PORTAADDR2
-address_a[2] => ram_block1a21.PORTAADDR2
-address_a[2] => ram_block1a22.PORTAADDR2
-address_a[2] => ram_block1a23.PORTAADDR2
-address_a[2] => ram_block1a24.PORTAADDR2
-address_a[2] => ram_block1a25.PORTAADDR2
-address_a[2] => ram_block1a26.PORTAADDR2
-address_a[2] => ram_block1a27.PORTAADDR2
-address_a[2] => ram_block1a28.PORTAADDR2
-address_a[2] => ram_block1a29.PORTAADDR2
-address_a[2] => ram_block1a30.PORTAADDR2
-address_a[2] => ram_block1a31.PORTAADDR2
-address_a[2] => ram_block1a32.PORTAADDR2
-address_a[2] => ram_block1a33.PORTAADDR2
-address_a[2] => ram_block1a34.PORTAADDR2
-address_a[2] => ram_block1a35.PORTAADDR2
-address_a[2] => ram_block1a36.PORTAADDR2
-address_a[2] => ram_block1a37.PORTAADDR2
-address_a[2] => ram_block1a38.PORTAADDR2
-address_a[2] => ram_block1a39.PORTAADDR2
-address_a[2] => ram_block1a40.PORTAADDR2
-address_a[2] => ram_block1a41.PORTAADDR2
-address_a[2] => ram_block1a42.PORTAADDR2
-address_a[2] => ram_block1a43.PORTAADDR2
-address_a[2] => ram_block1a44.PORTAADDR2
-address_a[2] => ram_block1a45.PORTAADDR2
-address_a[2] => ram_block1a46.PORTAADDR2
-address_a[2] => ram_block1a47.PORTAADDR2
-address_a[2] => ram_block1a48.PORTAADDR2
-address_a[2] => ram_block1a49.PORTAADDR2
-address_a[2] => ram_block1a50.PORTAADDR2
-address_a[2] => ram_block1a51.PORTAADDR2
-address_a[2] => ram_block1a52.PORTAADDR2
-address_a[2] => ram_block1a53.PORTAADDR2
-address_a[2] => ram_block1a54.PORTAADDR2
-address_a[2] => ram_block1a55.PORTAADDR2
-address_a[2] => ram_block1a56.PORTAADDR2
-address_a[2] => ram_block1a57.PORTAADDR2
-address_a[2] => ram_block1a58.PORTAADDR2
-address_a[2] => ram_block1a59.PORTAADDR2
-address_a[2] => ram_block1a60.PORTAADDR2
-address_a[2] => ram_block1a61.PORTAADDR2
-address_a[2] => ram_block1a62.PORTAADDR2
-address_a[2] => ram_block1a63.PORTAADDR2
-address_a[2] => ram_block1a64.PORTAADDR2
-address_a[2] => ram_block1a65.PORTAADDR2
-address_a[2] => ram_block1a66.PORTAADDR2
-address_a[2] => ram_block1a67.PORTAADDR2
-address_a[2] => ram_block1a68.PORTAADDR2
-address_a[2] => ram_block1a69.PORTAADDR2
-address_a[2] => ram_block1a70.PORTAADDR2
-address_a[2] => ram_block1a71.PORTAADDR2
-address_a[2] => ram_block1a72.PORTAADDR2
-address_a[2] => ram_block1a73.PORTAADDR2
-address_a[2] => ram_block1a74.PORTAADDR2
-address_a[2] => ram_block1a75.PORTAADDR2
-address_a[2] => ram_block1a76.PORTAADDR2
-address_a[2] => ram_block1a77.PORTAADDR2
-address_a[2] => ram_block1a78.PORTAADDR2
-address_a[2] => ram_block1a79.PORTAADDR2
-address_a[2] => ram_block1a80.PORTAADDR2
-address_a[2] => ram_block1a81.PORTAADDR2
-address_a[2] => ram_block1a82.PORTAADDR2
-address_a[2] => ram_block1a83.PORTAADDR2
-address_a[2] => ram_block1a84.PORTAADDR2
-address_a[2] => ram_block1a85.PORTAADDR2
-address_a[2] => ram_block1a86.PORTAADDR2
-address_a[2] => ram_block1a87.PORTAADDR2
-address_a[2] => ram_block1a88.PORTAADDR2
-address_a[2] => ram_block1a89.PORTAADDR2
-address_a[2] => ram_block1a90.PORTAADDR2
-address_a[2] => ram_block1a91.PORTAADDR2
-address_a[2] => ram_block1a92.PORTAADDR2
-address_a[2] => ram_block1a93.PORTAADDR2
-address_a[2] => ram_block1a94.PORTAADDR2
-address_a[2] => ram_block1a95.PORTAADDR2
-address_a[2] => ram_block1a96.PORTAADDR2
-address_a[2] => ram_block1a97.PORTAADDR2
-address_a[2] => ram_block1a98.PORTAADDR2
-address_a[2] => ram_block1a99.PORTAADDR2
-address_a[2] => ram_block1a100.PORTAADDR2
-address_a[2] => ram_block1a101.PORTAADDR2
-address_a[2] => ram_block1a102.PORTAADDR2
-address_a[2] => ram_block1a103.PORTAADDR2
-address_a[2] => ram_block1a104.PORTAADDR2
-address_a[2] => ram_block1a105.PORTAADDR2
-address_a[2] => ram_block1a106.PORTAADDR2
-address_a[2] => ram_block1a107.PORTAADDR2
-address_a[2] => ram_block1a108.PORTAADDR2
-address_a[2] => ram_block1a109.PORTAADDR2
-address_a[2] => ram_block1a110.PORTAADDR2
-address_a[2] => ram_block1a111.PORTAADDR2
-address_a[2] => ram_block1a112.PORTAADDR2
-address_a[2] => ram_block1a113.PORTAADDR2
-address_a[2] => ram_block1a114.PORTAADDR2
-address_a[2] => ram_block1a115.PORTAADDR2
-address_a[2] => ram_block1a116.PORTAADDR2
-address_a[2] => ram_block1a117.PORTAADDR2
-address_a[2] => ram_block1a118.PORTAADDR2
-address_a[2] => ram_block1a119.PORTAADDR2
-address_a[2] => ram_block1a120.PORTAADDR2
-address_a[2] => ram_block1a121.PORTAADDR2
-address_a[2] => ram_block1a122.PORTAADDR2
-address_a[2] => ram_block1a123.PORTAADDR2
-address_a[2] => ram_block1a124.PORTAADDR2
-address_a[2] => ram_block1a125.PORTAADDR2
-address_a[2] => ram_block1a126.PORTAADDR2
-address_a[2] => ram_block1a127.PORTAADDR2
-address_a[2] => ram_block1a128.PORTAADDR2
-address_a[2] => ram_block1a129.PORTAADDR2
-address_a[2] => ram_block1a130.PORTAADDR2
-address_a[2] => ram_block1a131.PORTAADDR2
-address_a[2] => ram_block1a132.PORTAADDR2
-address_a[2] => ram_block1a133.PORTAADDR2
-address_a[2] => ram_block1a134.PORTAADDR2
-address_a[2] => ram_block1a135.PORTAADDR2
-address_a[2] => ram_block1a136.PORTAADDR2
-address_a[2] => ram_block1a137.PORTAADDR2
-address_a[2] => ram_block1a138.PORTAADDR2
-address_a[2] => ram_block1a139.PORTAADDR2
-address_a[2] => ram_block1a140.PORTAADDR2
-address_a[2] => ram_block1a141.PORTAADDR2
-address_a[2] => ram_block1a142.PORTAADDR2
-address_a[2] => ram_block1a143.PORTAADDR2
-address_a[2] => ram_block1a144.PORTAADDR2
-address_a[2] => ram_block1a145.PORTAADDR2
-address_a[2] => ram_block1a146.PORTAADDR2
-address_a[2] => ram_block1a147.PORTAADDR2
-address_a[2] => ram_block1a148.PORTAADDR2
-address_a[2] => ram_block1a149.PORTAADDR2
-address_a[2] => ram_block1a150.PORTAADDR2
-address_a[2] => ram_block1a151.PORTAADDR2
-address_a[2] => ram_block1a152.PORTAADDR2
-address_a[2] => ram_block1a153.PORTAADDR2
-address_a[2] => ram_block1a154.PORTAADDR2
-address_a[2] => ram_block1a155.PORTAADDR2
-address_a[2] => ram_block1a156.PORTAADDR2
-address_a[2] => ram_block1a157.PORTAADDR2
-address_a[2] => ram_block1a158.PORTAADDR2
-address_a[2] => ram_block1a159.PORTAADDR2
-address_a[2] => ram_block1a160.PORTAADDR2
-address_a[2] => ram_block1a161.PORTAADDR2
-address_a[2] => ram_block1a162.PORTAADDR2
-address_a[2] => ram_block1a163.PORTAADDR2
-address_a[2] => ram_block1a164.PORTAADDR2
-address_a[2] => ram_block1a165.PORTAADDR2
-address_a[2] => ram_block1a166.PORTAADDR2
-address_a[2] => ram_block1a167.PORTAADDR2
-address_a[2] => ram_block1a168.PORTAADDR2
-address_a[2] => ram_block1a169.PORTAADDR2
-address_a[2] => ram_block1a170.PORTAADDR2
-address_a[2] => ram_block1a171.PORTAADDR2
-address_a[2] => ram_block1a172.PORTAADDR2
-address_a[2] => ram_block1a173.PORTAADDR2
-address_a[2] => ram_block1a174.PORTAADDR2
-address_a[2] => ram_block1a175.PORTAADDR2
-address_a[2] => ram_block1a176.PORTAADDR2
-address_a[2] => ram_block1a177.PORTAADDR2
-address_a[2] => ram_block1a178.PORTAADDR2
-address_a[2] => ram_block1a179.PORTAADDR2
-address_a[2] => ram_block1a180.PORTAADDR2
-address_a[2] => ram_block1a181.PORTAADDR2
-address_a[2] => ram_block1a182.PORTAADDR2
-address_a[2] => ram_block1a183.PORTAADDR2
-address_a[2] => ram_block1a184.PORTAADDR2
-address_a[2] => ram_block1a185.PORTAADDR2
-address_a[2] => ram_block1a186.PORTAADDR2
-address_a[2] => ram_block1a187.PORTAADDR2
-address_a[2] => ram_block1a188.PORTAADDR2
-address_a[2] => ram_block1a189.PORTAADDR2
-address_a[2] => ram_block1a190.PORTAADDR2
-address_a[2] => ram_block1a191.PORTAADDR2
-address_a[2] => ram_block1a192.PORTAADDR2
-address_a[2] => ram_block1a193.PORTAADDR2
-address_a[2] => ram_block1a194.PORTAADDR2
-address_a[2] => ram_block1a195.PORTAADDR2
-address_a[2] => ram_block1a196.PORTAADDR2
-address_a[2] => ram_block1a197.PORTAADDR2
-address_a[2] => ram_block1a198.PORTAADDR2
-address_a[2] => ram_block1a199.PORTAADDR2
-address_a[2] => ram_block1a200.PORTAADDR2
-address_a[2] => ram_block1a201.PORTAADDR2
-address_a[2] => ram_block1a202.PORTAADDR2
-address_a[2] => ram_block1a203.PORTAADDR2
-address_a[2] => ram_block1a204.PORTAADDR2
-address_a[2] => ram_block1a205.PORTAADDR2
-address_a[2] => ram_block1a206.PORTAADDR2
-address_a[2] => ram_block1a207.PORTAADDR2
-address_a[2] => ram_block1a208.PORTAADDR2
-address_a[2] => ram_block1a209.PORTAADDR2
-address_a[2] => ram_block1a210.PORTAADDR2
-address_a[2] => ram_block1a211.PORTAADDR2
-address_a[2] => ram_block1a212.PORTAADDR2
-address_a[2] => ram_block1a213.PORTAADDR2
-address_a[2] => ram_block1a214.PORTAADDR2
-address_a[2] => ram_block1a215.PORTAADDR2
-address_a[2] => ram_block1a216.PORTAADDR2
-address_a[2] => ram_block1a217.PORTAADDR2
-address_a[2] => ram_block1a218.PORTAADDR2
-address_a[2] => ram_block1a219.PORTAADDR2
-address_a[2] => ram_block1a220.PORTAADDR2
-address_a[2] => ram_block1a221.PORTAADDR2
-address_a[2] => ram_block1a222.PORTAADDR2
-address_a[2] => ram_block1a223.PORTAADDR2
-address_a[3] => ram_block1a0.PORTAADDR3
-address_a[3] => ram_block1a1.PORTAADDR3
-address_a[3] => ram_block1a2.PORTAADDR3
-address_a[3] => ram_block1a3.PORTAADDR3
-address_a[3] => ram_block1a4.PORTAADDR3
-address_a[3] => ram_block1a5.PORTAADDR3
-address_a[3] => ram_block1a6.PORTAADDR3
-address_a[3] => ram_block1a7.PORTAADDR3
-address_a[3] => ram_block1a8.PORTAADDR3
-address_a[3] => ram_block1a9.PORTAADDR3
-address_a[3] => ram_block1a10.PORTAADDR3
-address_a[3] => ram_block1a11.PORTAADDR3
-address_a[3] => ram_block1a12.PORTAADDR3
-address_a[3] => ram_block1a13.PORTAADDR3
-address_a[3] => ram_block1a14.PORTAADDR3
-address_a[3] => ram_block1a15.PORTAADDR3
-address_a[3] => ram_block1a16.PORTAADDR3
-address_a[3] => ram_block1a17.PORTAADDR3
-address_a[3] => ram_block1a18.PORTAADDR3
-address_a[3] => ram_block1a19.PORTAADDR3
-address_a[3] => ram_block1a20.PORTAADDR3
-address_a[3] => ram_block1a21.PORTAADDR3
-address_a[3] => ram_block1a22.PORTAADDR3
-address_a[3] => ram_block1a23.PORTAADDR3
-address_a[3] => ram_block1a24.PORTAADDR3
-address_a[3] => ram_block1a25.PORTAADDR3
-address_a[3] => ram_block1a26.PORTAADDR3
-address_a[3] => ram_block1a27.PORTAADDR3
-address_a[3] => ram_block1a28.PORTAADDR3
-address_a[3] => ram_block1a29.PORTAADDR3
-address_a[3] => ram_block1a30.PORTAADDR3
-address_a[3] => ram_block1a31.PORTAADDR3
-address_a[3] => ram_block1a32.PORTAADDR3
-address_a[3] => ram_block1a33.PORTAADDR3
-address_a[3] => ram_block1a34.PORTAADDR3
-address_a[3] => ram_block1a35.PORTAADDR3
-address_a[3] => ram_block1a36.PORTAADDR3
-address_a[3] => ram_block1a37.PORTAADDR3
-address_a[3] => ram_block1a38.PORTAADDR3
-address_a[3] => ram_block1a39.PORTAADDR3
-address_a[3] => ram_block1a40.PORTAADDR3
-address_a[3] => ram_block1a41.PORTAADDR3
-address_a[3] => ram_block1a42.PORTAADDR3
-address_a[3] => ram_block1a43.PORTAADDR3
-address_a[3] => ram_block1a44.PORTAADDR3
-address_a[3] => ram_block1a45.PORTAADDR3
-address_a[3] => ram_block1a46.PORTAADDR3
-address_a[3] => ram_block1a47.PORTAADDR3
-address_a[3] => ram_block1a48.PORTAADDR3
-address_a[3] => ram_block1a49.PORTAADDR3
-address_a[3] => ram_block1a50.PORTAADDR3
-address_a[3] => ram_block1a51.PORTAADDR3
-address_a[3] => ram_block1a52.PORTAADDR3
-address_a[3] => ram_block1a53.PORTAADDR3
-address_a[3] => ram_block1a54.PORTAADDR3
-address_a[3] => ram_block1a55.PORTAADDR3
-address_a[3] => ram_block1a56.PORTAADDR3
-address_a[3] => ram_block1a57.PORTAADDR3
-address_a[3] => ram_block1a58.PORTAADDR3
-address_a[3] => ram_block1a59.PORTAADDR3
-address_a[3] => ram_block1a60.PORTAADDR3
-address_a[3] => ram_block1a61.PORTAADDR3
-address_a[3] => ram_block1a62.PORTAADDR3
-address_a[3] => ram_block1a63.PORTAADDR3
-address_a[3] => ram_block1a64.PORTAADDR3
-address_a[3] => ram_block1a65.PORTAADDR3
-address_a[3] => ram_block1a66.PORTAADDR3
-address_a[3] => ram_block1a67.PORTAADDR3
-address_a[3] => ram_block1a68.PORTAADDR3
-address_a[3] => ram_block1a69.PORTAADDR3
-address_a[3] => ram_block1a70.PORTAADDR3
-address_a[3] => ram_block1a71.PORTAADDR3
-address_a[3] => ram_block1a72.PORTAADDR3
-address_a[3] => ram_block1a73.PORTAADDR3
-address_a[3] => ram_block1a74.PORTAADDR3
-address_a[3] => ram_block1a75.PORTAADDR3
-address_a[3] => ram_block1a76.PORTAADDR3
-address_a[3] => ram_block1a77.PORTAADDR3
-address_a[3] => ram_block1a78.PORTAADDR3
-address_a[3] => ram_block1a79.PORTAADDR3
-address_a[3] => ram_block1a80.PORTAADDR3
-address_a[3] => ram_block1a81.PORTAADDR3
-address_a[3] => ram_block1a82.PORTAADDR3
-address_a[3] => ram_block1a83.PORTAADDR3
-address_a[3] => ram_block1a84.PORTAADDR3
-address_a[3] => ram_block1a85.PORTAADDR3
-address_a[3] => ram_block1a86.PORTAADDR3
-address_a[3] => ram_block1a87.PORTAADDR3
-address_a[3] => ram_block1a88.PORTAADDR3
-address_a[3] => ram_block1a89.PORTAADDR3
-address_a[3] => ram_block1a90.PORTAADDR3
-address_a[3] => ram_block1a91.PORTAADDR3
-address_a[3] => ram_block1a92.PORTAADDR3
-address_a[3] => ram_block1a93.PORTAADDR3
-address_a[3] => ram_block1a94.PORTAADDR3
-address_a[3] => ram_block1a95.PORTAADDR3
-address_a[3] => ram_block1a96.PORTAADDR3
-address_a[3] => ram_block1a97.PORTAADDR3
-address_a[3] => ram_block1a98.PORTAADDR3
-address_a[3] => ram_block1a99.PORTAADDR3
-address_a[3] => ram_block1a100.PORTAADDR3
-address_a[3] => ram_block1a101.PORTAADDR3
-address_a[3] => ram_block1a102.PORTAADDR3
-address_a[3] => ram_block1a103.PORTAADDR3
-address_a[3] => ram_block1a104.PORTAADDR3
-address_a[3] => ram_block1a105.PORTAADDR3
-address_a[3] => ram_block1a106.PORTAADDR3
-address_a[3] => ram_block1a107.PORTAADDR3
-address_a[3] => ram_block1a108.PORTAADDR3
-address_a[3] => ram_block1a109.PORTAADDR3
-address_a[3] => ram_block1a110.PORTAADDR3
-address_a[3] => ram_block1a111.PORTAADDR3
-address_a[3] => ram_block1a112.PORTAADDR3
-address_a[3] => ram_block1a113.PORTAADDR3
-address_a[3] => ram_block1a114.PORTAADDR3
-address_a[3] => ram_block1a115.PORTAADDR3
-address_a[3] => ram_block1a116.PORTAADDR3
-address_a[3] => ram_block1a117.PORTAADDR3
-address_a[3] => ram_block1a118.PORTAADDR3
-address_a[3] => ram_block1a119.PORTAADDR3
-address_a[3] => ram_block1a120.PORTAADDR3
-address_a[3] => ram_block1a121.PORTAADDR3
-address_a[3] => ram_block1a122.PORTAADDR3
-address_a[3] => ram_block1a123.PORTAADDR3
-address_a[3] => ram_block1a124.PORTAADDR3
-address_a[3] => ram_block1a125.PORTAADDR3
-address_a[3] => ram_block1a126.PORTAADDR3
-address_a[3] => ram_block1a127.PORTAADDR3
-address_a[3] => ram_block1a128.PORTAADDR3
-address_a[3] => ram_block1a129.PORTAADDR3
-address_a[3] => ram_block1a130.PORTAADDR3
-address_a[3] => ram_block1a131.PORTAADDR3
-address_a[3] => ram_block1a132.PORTAADDR3
-address_a[3] => ram_block1a133.PORTAADDR3
-address_a[3] => ram_block1a134.PORTAADDR3
-address_a[3] => ram_block1a135.PORTAADDR3
-address_a[3] => ram_block1a136.PORTAADDR3
-address_a[3] => ram_block1a137.PORTAADDR3
-address_a[3] => ram_block1a138.PORTAADDR3
-address_a[3] => ram_block1a139.PORTAADDR3
-address_a[3] => ram_block1a140.PORTAADDR3
-address_a[3] => ram_block1a141.PORTAADDR3
-address_a[3] => ram_block1a142.PORTAADDR3
-address_a[3] => ram_block1a143.PORTAADDR3
-address_a[3] => ram_block1a144.PORTAADDR3
-address_a[3] => ram_block1a145.PORTAADDR3
-address_a[3] => ram_block1a146.PORTAADDR3
-address_a[3] => ram_block1a147.PORTAADDR3
-address_a[3] => ram_block1a148.PORTAADDR3
-address_a[3] => ram_block1a149.PORTAADDR3
-address_a[3] => ram_block1a150.PORTAADDR3
-address_a[3] => ram_block1a151.PORTAADDR3
-address_a[3] => ram_block1a152.PORTAADDR3
-address_a[3] => ram_block1a153.PORTAADDR3
-address_a[3] => ram_block1a154.PORTAADDR3
-address_a[3] => ram_block1a155.PORTAADDR3
-address_a[3] => ram_block1a156.PORTAADDR3
-address_a[3] => ram_block1a157.PORTAADDR3
-address_a[3] => ram_block1a158.PORTAADDR3
-address_a[3] => ram_block1a159.PORTAADDR3
-address_a[3] => ram_block1a160.PORTAADDR3
-address_a[3] => ram_block1a161.PORTAADDR3
-address_a[3] => ram_block1a162.PORTAADDR3
-address_a[3] => ram_block1a163.PORTAADDR3
-address_a[3] => ram_block1a164.PORTAADDR3
-address_a[3] => ram_block1a165.PORTAADDR3
-address_a[3] => ram_block1a166.PORTAADDR3
-address_a[3] => ram_block1a167.PORTAADDR3
-address_a[3] => ram_block1a168.PORTAADDR3
-address_a[3] => ram_block1a169.PORTAADDR3
-address_a[3] => ram_block1a170.PORTAADDR3
-address_a[3] => ram_block1a171.PORTAADDR3
-address_a[3] => ram_block1a172.PORTAADDR3
-address_a[3] => ram_block1a173.PORTAADDR3
-address_a[3] => ram_block1a174.PORTAADDR3
-address_a[3] => ram_block1a175.PORTAADDR3
-address_a[3] => ram_block1a176.PORTAADDR3
-address_a[3] => ram_block1a177.PORTAADDR3
-address_a[3] => ram_block1a178.PORTAADDR3
-address_a[3] => ram_block1a179.PORTAADDR3
-address_a[3] => ram_block1a180.PORTAADDR3
-address_a[3] => ram_block1a181.PORTAADDR3
-address_a[3] => ram_block1a182.PORTAADDR3
-address_a[3] => ram_block1a183.PORTAADDR3
-address_a[3] => ram_block1a184.PORTAADDR3
-address_a[3] => ram_block1a185.PORTAADDR3
-address_a[3] => ram_block1a186.PORTAADDR3
-address_a[3] => ram_block1a187.PORTAADDR3
-address_a[3] => ram_block1a188.PORTAADDR3
-address_a[3] => ram_block1a189.PORTAADDR3
-address_a[3] => ram_block1a190.PORTAADDR3
-address_a[3] => ram_block1a191.PORTAADDR3
-address_a[3] => ram_block1a192.PORTAADDR3
-address_a[3] => ram_block1a193.PORTAADDR3
-address_a[3] => ram_block1a194.PORTAADDR3
-address_a[3] => ram_block1a195.PORTAADDR3
-address_a[3] => ram_block1a196.PORTAADDR3
-address_a[3] => ram_block1a197.PORTAADDR3
-address_a[3] => ram_block1a198.PORTAADDR3
-address_a[3] => ram_block1a199.PORTAADDR3
-address_a[3] => ram_block1a200.PORTAADDR3
-address_a[3] => ram_block1a201.PORTAADDR3
-address_a[3] => ram_block1a202.PORTAADDR3
-address_a[3] => ram_block1a203.PORTAADDR3
-address_a[3] => ram_block1a204.PORTAADDR3
-address_a[3] => ram_block1a205.PORTAADDR3
-address_a[3] => ram_block1a206.PORTAADDR3
-address_a[3] => ram_block1a207.PORTAADDR3
-address_a[3] => ram_block1a208.PORTAADDR3
-address_a[3] => ram_block1a209.PORTAADDR3
-address_a[3] => ram_block1a210.PORTAADDR3
-address_a[3] => ram_block1a211.PORTAADDR3
-address_a[3] => ram_block1a212.PORTAADDR3
-address_a[3] => ram_block1a213.PORTAADDR3
-address_a[3] => ram_block1a214.PORTAADDR3
-address_a[3] => ram_block1a215.PORTAADDR3
-address_a[3] => ram_block1a216.PORTAADDR3
-address_a[3] => ram_block1a217.PORTAADDR3
-address_a[3] => ram_block1a218.PORTAADDR3
-address_a[3] => ram_block1a219.PORTAADDR3
-address_a[3] => ram_block1a220.PORTAADDR3
-address_a[3] => ram_block1a221.PORTAADDR3
-address_a[3] => ram_block1a222.PORTAADDR3
-address_a[3] => ram_block1a223.PORTAADDR3
-address_a[4] => ram_block1a0.PORTAADDR4
-address_a[4] => ram_block1a1.PORTAADDR4
-address_a[4] => ram_block1a2.PORTAADDR4
-address_a[4] => ram_block1a3.PORTAADDR4
-address_a[4] => ram_block1a4.PORTAADDR4
-address_a[4] => ram_block1a5.PORTAADDR4
-address_a[4] => ram_block1a6.PORTAADDR4
-address_a[4] => ram_block1a7.PORTAADDR4
-address_a[4] => ram_block1a8.PORTAADDR4
-address_a[4] => ram_block1a9.PORTAADDR4
-address_a[4] => ram_block1a10.PORTAADDR4
-address_a[4] => ram_block1a11.PORTAADDR4
-address_a[4] => ram_block1a12.PORTAADDR4
-address_a[4] => ram_block1a13.PORTAADDR4
-address_a[4] => ram_block1a14.PORTAADDR4
-address_a[4] => ram_block1a15.PORTAADDR4
-address_a[4] => ram_block1a16.PORTAADDR4
-address_a[4] => ram_block1a17.PORTAADDR4
-address_a[4] => ram_block1a18.PORTAADDR4
-address_a[4] => ram_block1a19.PORTAADDR4
-address_a[4] => ram_block1a20.PORTAADDR4
-address_a[4] => ram_block1a21.PORTAADDR4
-address_a[4] => ram_block1a22.PORTAADDR4
-address_a[4] => ram_block1a23.PORTAADDR4
-address_a[4] => ram_block1a24.PORTAADDR4
-address_a[4] => ram_block1a25.PORTAADDR4
-address_a[4] => ram_block1a26.PORTAADDR4
-address_a[4] => ram_block1a27.PORTAADDR4
-address_a[4] => ram_block1a28.PORTAADDR4
-address_a[4] => ram_block1a29.PORTAADDR4
-address_a[4] => ram_block1a30.PORTAADDR4
-address_a[4] => ram_block1a31.PORTAADDR4
-address_a[4] => ram_block1a32.PORTAADDR4
-address_a[4] => ram_block1a33.PORTAADDR4
-address_a[4] => ram_block1a34.PORTAADDR4
-address_a[4] => ram_block1a35.PORTAADDR4
-address_a[4] => ram_block1a36.PORTAADDR4
-address_a[4] => ram_block1a37.PORTAADDR4
-address_a[4] => ram_block1a38.PORTAADDR4
-address_a[4] => ram_block1a39.PORTAADDR4
-address_a[4] => ram_block1a40.PORTAADDR4
-address_a[4] => ram_block1a41.PORTAADDR4
-address_a[4] => ram_block1a42.PORTAADDR4
-address_a[4] => ram_block1a43.PORTAADDR4
-address_a[4] => ram_block1a44.PORTAADDR4
-address_a[4] => ram_block1a45.PORTAADDR4
-address_a[4] => ram_block1a46.PORTAADDR4
-address_a[4] => ram_block1a47.PORTAADDR4
-address_a[4] => ram_block1a48.PORTAADDR4
-address_a[4] => ram_block1a49.PORTAADDR4
-address_a[4] => ram_block1a50.PORTAADDR4
-address_a[4] => ram_block1a51.PORTAADDR4
-address_a[4] => ram_block1a52.PORTAADDR4
-address_a[4] => ram_block1a53.PORTAADDR4
-address_a[4] => ram_block1a54.PORTAADDR4
-address_a[4] => ram_block1a55.PORTAADDR4
-address_a[4] => ram_block1a56.PORTAADDR4
-address_a[4] => ram_block1a57.PORTAADDR4
-address_a[4] => ram_block1a58.PORTAADDR4
-address_a[4] => ram_block1a59.PORTAADDR4
-address_a[4] => ram_block1a60.PORTAADDR4
-address_a[4] => ram_block1a61.PORTAADDR4
-address_a[4] => ram_block1a62.PORTAADDR4
-address_a[4] => ram_block1a63.PORTAADDR4
-address_a[4] => ram_block1a64.PORTAADDR4
-address_a[4] => ram_block1a65.PORTAADDR4
-address_a[4] => ram_block1a66.PORTAADDR4
-address_a[4] => ram_block1a67.PORTAADDR4
-address_a[4] => ram_block1a68.PORTAADDR4
-address_a[4] => ram_block1a69.PORTAADDR4
-address_a[4] => ram_block1a70.PORTAADDR4
-address_a[4] => ram_block1a71.PORTAADDR4
-address_a[4] => ram_block1a72.PORTAADDR4
-address_a[4] => ram_block1a73.PORTAADDR4
-address_a[4] => ram_block1a74.PORTAADDR4
-address_a[4] => ram_block1a75.PORTAADDR4
-address_a[4] => ram_block1a76.PORTAADDR4
-address_a[4] => ram_block1a77.PORTAADDR4
-address_a[4] => ram_block1a78.PORTAADDR4
-address_a[4] => ram_block1a79.PORTAADDR4
-address_a[4] => ram_block1a80.PORTAADDR4
-address_a[4] => ram_block1a81.PORTAADDR4
-address_a[4] => ram_block1a82.PORTAADDR4
-address_a[4] => ram_block1a83.PORTAADDR4
-address_a[4] => ram_block1a84.PORTAADDR4
-address_a[4] => ram_block1a85.PORTAADDR4
-address_a[4] => ram_block1a86.PORTAADDR4
-address_a[4] => ram_block1a87.PORTAADDR4
-address_a[4] => ram_block1a88.PORTAADDR4
-address_a[4] => ram_block1a89.PORTAADDR4
-address_a[4] => ram_block1a90.PORTAADDR4
-address_a[4] => ram_block1a91.PORTAADDR4
-address_a[4] => ram_block1a92.PORTAADDR4
-address_a[4] => ram_block1a93.PORTAADDR4
-address_a[4] => ram_block1a94.PORTAADDR4
-address_a[4] => ram_block1a95.PORTAADDR4
-address_a[4] => ram_block1a96.PORTAADDR4
-address_a[4] => ram_block1a97.PORTAADDR4
-address_a[4] => ram_block1a98.PORTAADDR4
-address_a[4] => ram_block1a99.PORTAADDR4
-address_a[4] => ram_block1a100.PORTAADDR4
-address_a[4] => ram_block1a101.PORTAADDR4
-address_a[4] => ram_block1a102.PORTAADDR4
-address_a[4] => ram_block1a103.PORTAADDR4
-address_a[4] => ram_block1a104.PORTAADDR4
-address_a[4] => ram_block1a105.PORTAADDR4
-address_a[4] => ram_block1a106.PORTAADDR4
-address_a[4] => ram_block1a107.PORTAADDR4
-address_a[4] => ram_block1a108.PORTAADDR4
-address_a[4] => ram_block1a109.PORTAADDR4
-address_a[4] => ram_block1a110.PORTAADDR4
-address_a[4] => ram_block1a111.PORTAADDR4
-address_a[4] => ram_block1a112.PORTAADDR4
-address_a[4] => ram_block1a113.PORTAADDR4
-address_a[4] => ram_block1a114.PORTAADDR4
-address_a[4] => ram_block1a115.PORTAADDR4
-address_a[4] => ram_block1a116.PORTAADDR4
-address_a[4] => ram_block1a117.PORTAADDR4
-address_a[4] => ram_block1a118.PORTAADDR4
-address_a[4] => ram_block1a119.PORTAADDR4
-address_a[4] => ram_block1a120.PORTAADDR4
-address_a[4] => ram_block1a121.PORTAADDR4
-address_a[4] => ram_block1a122.PORTAADDR4
-address_a[4] => ram_block1a123.PORTAADDR4
-address_a[4] => ram_block1a124.PORTAADDR4
-address_a[4] => ram_block1a125.PORTAADDR4
-address_a[4] => ram_block1a126.PORTAADDR4
-address_a[4] => ram_block1a127.PORTAADDR4
-address_a[4] => ram_block1a128.PORTAADDR4
-address_a[4] => ram_block1a129.PORTAADDR4
-address_a[4] => ram_block1a130.PORTAADDR4
-address_a[4] => ram_block1a131.PORTAADDR4
-address_a[4] => ram_block1a132.PORTAADDR4
-address_a[4] => ram_block1a133.PORTAADDR4
-address_a[4] => ram_block1a134.PORTAADDR4
-address_a[4] => ram_block1a135.PORTAADDR4
-address_a[4] => ram_block1a136.PORTAADDR4
-address_a[4] => ram_block1a137.PORTAADDR4
-address_a[4] => ram_block1a138.PORTAADDR4
-address_a[4] => ram_block1a139.PORTAADDR4
-address_a[4] => ram_block1a140.PORTAADDR4
-address_a[4] => ram_block1a141.PORTAADDR4
-address_a[4] => ram_block1a142.PORTAADDR4
-address_a[4] => ram_block1a143.PORTAADDR4
-address_a[4] => ram_block1a144.PORTAADDR4
-address_a[4] => ram_block1a145.PORTAADDR4
-address_a[4] => ram_block1a146.PORTAADDR4
-address_a[4] => ram_block1a147.PORTAADDR4
-address_a[4] => ram_block1a148.PORTAADDR4
-address_a[4] => ram_block1a149.PORTAADDR4
-address_a[4] => ram_block1a150.PORTAADDR4
-address_a[4] => ram_block1a151.PORTAADDR4
-address_a[4] => ram_block1a152.PORTAADDR4
-address_a[4] => ram_block1a153.PORTAADDR4
-address_a[4] => ram_block1a154.PORTAADDR4
-address_a[4] => ram_block1a155.PORTAADDR4
-address_a[4] => ram_block1a156.PORTAADDR4
-address_a[4] => ram_block1a157.PORTAADDR4
-address_a[4] => ram_block1a158.PORTAADDR4
-address_a[4] => ram_block1a159.PORTAADDR4
-address_a[4] => ram_block1a160.PORTAADDR4
-address_a[4] => ram_block1a161.PORTAADDR4
-address_a[4] => ram_block1a162.PORTAADDR4
-address_a[4] => ram_block1a163.PORTAADDR4
-address_a[4] => ram_block1a164.PORTAADDR4
-address_a[4] => ram_block1a165.PORTAADDR4
-address_a[4] => ram_block1a166.PORTAADDR4
-address_a[4] => ram_block1a167.PORTAADDR4
-address_a[4] => ram_block1a168.PORTAADDR4
-address_a[4] => ram_block1a169.PORTAADDR4
-address_a[4] => ram_block1a170.PORTAADDR4
-address_a[4] => ram_block1a171.PORTAADDR4
-address_a[4] => ram_block1a172.PORTAADDR4
-address_a[4] => ram_block1a173.PORTAADDR4
-address_a[4] => ram_block1a174.PORTAADDR4
-address_a[4] => ram_block1a175.PORTAADDR4
-address_a[4] => ram_block1a176.PORTAADDR4
-address_a[4] => ram_block1a177.PORTAADDR4
-address_a[4] => ram_block1a178.PORTAADDR4
-address_a[4] => ram_block1a179.PORTAADDR4
-address_a[4] => ram_block1a180.PORTAADDR4
-address_a[4] => ram_block1a181.PORTAADDR4
-address_a[4] => ram_block1a182.PORTAADDR4
-address_a[4] => ram_block1a183.PORTAADDR4
-address_a[4] => ram_block1a184.PORTAADDR4
-address_a[4] => ram_block1a185.PORTAADDR4
-address_a[4] => ram_block1a186.PORTAADDR4
-address_a[4] => ram_block1a187.PORTAADDR4
-address_a[4] => ram_block1a188.PORTAADDR4
-address_a[4] => ram_block1a189.PORTAADDR4
-address_a[4] => ram_block1a190.PORTAADDR4
-address_a[4] => ram_block1a191.PORTAADDR4
-address_a[4] => ram_block1a192.PORTAADDR4
-address_a[4] => ram_block1a193.PORTAADDR4
-address_a[4] => ram_block1a194.PORTAADDR4
-address_a[4] => ram_block1a195.PORTAADDR4
-address_a[4] => ram_block1a196.PORTAADDR4
-address_a[4] => ram_block1a197.PORTAADDR4
-address_a[4] => ram_block1a198.PORTAADDR4
-address_a[4] => ram_block1a199.PORTAADDR4
-address_a[4] => ram_block1a200.PORTAADDR4
-address_a[4] => ram_block1a201.PORTAADDR4
-address_a[4] => ram_block1a202.PORTAADDR4
-address_a[4] => ram_block1a203.PORTAADDR4
-address_a[4] => ram_block1a204.PORTAADDR4
-address_a[4] => ram_block1a205.PORTAADDR4
-address_a[4] => ram_block1a206.PORTAADDR4
-address_a[4] => ram_block1a207.PORTAADDR4
-address_a[4] => ram_block1a208.PORTAADDR4
-address_a[4] => ram_block1a209.PORTAADDR4
-address_a[4] => ram_block1a210.PORTAADDR4
-address_a[4] => ram_block1a211.PORTAADDR4
-address_a[4] => ram_block1a212.PORTAADDR4
-address_a[4] => ram_block1a213.PORTAADDR4
-address_a[4] => ram_block1a214.PORTAADDR4
-address_a[4] => ram_block1a215.PORTAADDR4
-address_a[4] => ram_block1a216.PORTAADDR4
-address_a[4] => ram_block1a217.PORTAADDR4
-address_a[4] => ram_block1a218.PORTAADDR4
-address_a[4] => ram_block1a219.PORTAADDR4
-address_a[4] => ram_block1a220.PORTAADDR4
-address_a[4] => ram_block1a221.PORTAADDR4
-address_a[4] => ram_block1a222.PORTAADDR4
-address_a[4] => ram_block1a223.PORTAADDR4
-address_a[5] => ram_block1a0.PORTAADDR5
-address_a[5] => ram_block1a1.PORTAADDR5
-address_a[5] => ram_block1a2.PORTAADDR5
-address_a[5] => ram_block1a3.PORTAADDR5
-address_a[5] => ram_block1a4.PORTAADDR5
-address_a[5] => ram_block1a5.PORTAADDR5
-address_a[5] => ram_block1a6.PORTAADDR5
-address_a[5] => ram_block1a7.PORTAADDR5
-address_a[5] => ram_block1a8.PORTAADDR5
-address_a[5] => ram_block1a9.PORTAADDR5
-address_a[5] => ram_block1a10.PORTAADDR5
-address_a[5] => ram_block1a11.PORTAADDR5
-address_a[5] => ram_block1a12.PORTAADDR5
-address_a[5] => ram_block1a13.PORTAADDR5
-address_a[5] => ram_block1a14.PORTAADDR5
-address_a[5] => ram_block1a15.PORTAADDR5
-address_a[5] => ram_block1a16.PORTAADDR5
-address_a[5] => ram_block1a17.PORTAADDR5
-address_a[5] => ram_block1a18.PORTAADDR5
-address_a[5] => ram_block1a19.PORTAADDR5
-address_a[5] => ram_block1a20.PORTAADDR5
-address_a[5] => ram_block1a21.PORTAADDR5
-address_a[5] => ram_block1a22.PORTAADDR5
-address_a[5] => ram_block1a23.PORTAADDR5
-address_a[5] => ram_block1a24.PORTAADDR5
-address_a[5] => ram_block1a25.PORTAADDR5
-address_a[5] => ram_block1a26.PORTAADDR5
-address_a[5] => ram_block1a27.PORTAADDR5
-address_a[5] => ram_block1a28.PORTAADDR5
-address_a[5] => ram_block1a29.PORTAADDR5
-address_a[5] => ram_block1a30.PORTAADDR5
-address_a[5] => ram_block1a31.PORTAADDR5
-address_a[5] => ram_block1a32.PORTAADDR5
-address_a[5] => ram_block1a33.PORTAADDR5
-address_a[5] => ram_block1a34.PORTAADDR5
-address_a[5] => ram_block1a35.PORTAADDR5
-address_a[5] => ram_block1a36.PORTAADDR5
-address_a[5] => ram_block1a37.PORTAADDR5
-address_a[5] => ram_block1a38.PORTAADDR5
-address_a[5] => ram_block1a39.PORTAADDR5
-address_a[5] => ram_block1a40.PORTAADDR5
-address_a[5] => ram_block1a41.PORTAADDR5
-address_a[5] => ram_block1a42.PORTAADDR5
-address_a[5] => ram_block1a43.PORTAADDR5
-address_a[5] => ram_block1a44.PORTAADDR5
-address_a[5] => ram_block1a45.PORTAADDR5
-address_a[5] => ram_block1a46.PORTAADDR5
-address_a[5] => ram_block1a47.PORTAADDR5
-address_a[5] => ram_block1a48.PORTAADDR5
-address_a[5] => ram_block1a49.PORTAADDR5
-address_a[5] => ram_block1a50.PORTAADDR5
-address_a[5] => ram_block1a51.PORTAADDR5
-address_a[5] => ram_block1a52.PORTAADDR5
-address_a[5] => ram_block1a53.PORTAADDR5
-address_a[5] => ram_block1a54.PORTAADDR5
-address_a[5] => ram_block1a55.PORTAADDR5
-address_a[5] => ram_block1a56.PORTAADDR5
-address_a[5] => ram_block1a57.PORTAADDR5
-address_a[5] => ram_block1a58.PORTAADDR5
-address_a[5] => ram_block1a59.PORTAADDR5
-address_a[5] => ram_block1a60.PORTAADDR5
-address_a[5] => ram_block1a61.PORTAADDR5
-address_a[5] => ram_block1a62.PORTAADDR5
-address_a[5] => ram_block1a63.PORTAADDR5
-address_a[5] => ram_block1a64.PORTAADDR5
-address_a[5] => ram_block1a65.PORTAADDR5
-address_a[5] => ram_block1a66.PORTAADDR5
-address_a[5] => ram_block1a67.PORTAADDR5
-address_a[5] => ram_block1a68.PORTAADDR5
-address_a[5] => ram_block1a69.PORTAADDR5
-address_a[5] => ram_block1a70.PORTAADDR5
-address_a[5] => ram_block1a71.PORTAADDR5
-address_a[5] => ram_block1a72.PORTAADDR5
-address_a[5] => ram_block1a73.PORTAADDR5
-address_a[5] => ram_block1a74.PORTAADDR5
-address_a[5] => ram_block1a75.PORTAADDR5
-address_a[5] => ram_block1a76.PORTAADDR5
-address_a[5] => ram_block1a77.PORTAADDR5
-address_a[5] => ram_block1a78.PORTAADDR5
-address_a[5] => ram_block1a79.PORTAADDR5
-address_a[5] => ram_block1a80.PORTAADDR5
-address_a[5] => ram_block1a81.PORTAADDR5
-address_a[5] => ram_block1a82.PORTAADDR5
-address_a[5] => ram_block1a83.PORTAADDR5
-address_a[5] => ram_block1a84.PORTAADDR5
-address_a[5] => ram_block1a85.PORTAADDR5
-address_a[5] => ram_block1a86.PORTAADDR5
-address_a[5] => ram_block1a87.PORTAADDR5
-address_a[5] => ram_block1a88.PORTAADDR5
-address_a[5] => ram_block1a89.PORTAADDR5
-address_a[5] => ram_block1a90.PORTAADDR5
-address_a[5] => ram_block1a91.PORTAADDR5
-address_a[5] => ram_block1a92.PORTAADDR5
-address_a[5] => ram_block1a93.PORTAADDR5
-address_a[5] => ram_block1a94.PORTAADDR5
-address_a[5] => ram_block1a95.PORTAADDR5
-address_a[5] => ram_block1a96.PORTAADDR5
-address_a[5] => ram_block1a97.PORTAADDR5
-address_a[5] => ram_block1a98.PORTAADDR5
-address_a[5] => ram_block1a99.PORTAADDR5
-address_a[5] => ram_block1a100.PORTAADDR5
-address_a[5] => ram_block1a101.PORTAADDR5
-address_a[5] => ram_block1a102.PORTAADDR5
-address_a[5] => ram_block1a103.PORTAADDR5
-address_a[5] => ram_block1a104.PORTAADDR5
-address_a[5] => ram_block1a105.PORTAADDR5
-address_a[5] => ram_block1a106.PORTAADDR5
-address_a[5] => ram_block1a107.PORTAADDR5
-address_a[5] => ram_block1a108.PORTAADDR5
-address_a[5] => ram_block1a109.PORTAADDR5
-address_a[5] => ram_block1a110.PORTAADDR5
-address_a[5] => ram_block1a111.PORTAADDR5
-address_a[5] => ram_block1a112.PORTAADDR5
-address_a[5] => ram_block1a113.PORTAADDR5
-address_a[5] => ram_block1a114.PORTAADDR5
-address_a[5] => ram_block1a115.PORTAADDR5
-address_a[5] => ram_block1a116.PORTAADDR5
-address_a[5] => ram_block1a117.PORTAADDR5
-address_a[5] => ram_block1a118.PORTAADDR5
-address_a[5] => ram_block1a119.PORTAADDR5
-address_a[5] => ram_block1a120.PORTAADDR5
-address_a[5] => ram_block1a121.PORTAADDR5
-address_a[5] => ram_block1a122.PORTAADDR5
-address_a[5] => ram_block1a123.PORTAADDR5
-address_a[5] => ram_block1a124.PORTAADDR5
-address_a[5] => ram_block1a125.PORTAADDR5
-address_a[5] => ram_block1a126.PORTAADDR5
-address_a[5] => ram_block1a127.PORTAADDR5
-address_a[5] => ram_block1a128.PORTAADDR5
-address_a[5] => ram_block1a129.PORTAADDR5
-address_a[5] => ram_block1a130.PORTAADDR5
-address_a[5] => ram_block1a131.PORTAADDR5
-address_a[5] => ram_block1a132.PORTAADDR5
-address_a[5] => ram_block1a133.PORTAADDR5
-address_a[5] => ram_block1a134.PORTAADDR5
-address_a[5] => ram_block1a135.PORTAADDR5
-address_a[5] => ram_block1a136.PORTAADDR5
-address_a[5] => ram_block1a137.PORTAADDR5
-address_a[5] => ram_block1a138.PORTAADDR5
-address_a[5] => ram_block1a139.PORTAADDR5
-address_a[5] => ram_block1a140.PORTAADDR5
-address_a[5] => ram_block1a141.PORTAADDR5
-address_a[5] => ram_block1a142.PORTAADDR5
-address_a[5] => ram_block1a143.PORTAADDR5
-address_a[5] => ram_block1a144.PORTAADDR5
-address_a[5] => ram_block1a145.PORTAADDR5
-address_a[5] => ram_block1a146.PORTAADDR5
-address_a[5] => ram_block1a147.PORTAADDR5
-address_a[5] => ram_block1a148.PORTAADDR5
-address_a[5] => ram_block1a149.PORTAADDR5
-address_a[5] => ram_block1a150.PORTAADDR5
-address_a[5] => ram_block1a151.PORTAADDR5
-address_a[5] => ram_block1a152.PORTAADDR5
-address_a[5] => ram_block1a153.PORTAADDR5
-address_a[5] => ram_block1a154.PORTAADDR5
-address_a[5] => ram_block1a155.PORTAADDR5
-address_a[5] => ram_block1a156.PORTAADDR5
-address_a[5] => ram_block1a157.PORTAADDR5
-address_a[5] => ram_block1a158.PORTAADDR5
-address_a[5] => ram_block1a159.PORTAADDR5
-address_a[5] => ram_block1a160.PORTAADDR5
-address_a[5] => ram_block1a161.PORTAADDR5
-address_a[5] => ram_block1a162.PORTAADDR5
-address_a[5] => ram_block1a163.PORTAADDR5
-address_a[5] => ram_block1a164.PORTAADDR5
-address_a[5] => ram_block1a165.PORTAADDR5
-address_a[5] => ram_block1a166.PORTAADDR5
-address_a[5] => ram_block1a167.PORTAADDR5
-address_a[5] => ram_block1a168.PORTAADDR5
-address_a[5] => ram_block1a169.PORTAADDR5
-address_a[5] => ram_block1a170.PORTAADDR5
-address_a[5] => ram_block1a171.PORTAADDR5
-address_a[5] => ram_block1a172.PORTAADDR5
-address_a[5] => ram_block1a173.PORTAADDR5
-address_a[5] => ram_block1a174.PORTAADDR5
-address_a[5] => ram_block1a175.PORTAADDR5
-address_a[5] => ram_block1a176.PORTAADDR5
-address_a[5] => ram_block1a177.PORTAADDR5
-address_a[5] => ram_block1a178.PORTAADDR5
-address_a[5] => ram_block1a179.PORTAADDR5
-address_a[5] => ram_block1a180.PORTAADDR5
-address_a[5] => ram_block1a181.PORTAADDR5
-address_a[5] => ram_block1a182.PORTAADDR5
-address_a[5] => ram_block1a183.PORTAADDR5
-address_a[5] => ram_block1a184.PORTAADDR5
-address_a[5] => ram_block1a185.PORTAADDR5
-address_a[5] => ram_block1a186.PORTAADDR5
-address_a[5] => ram_block1a187.PORTAADDR5
-address_a[5] => ram_block1a188.PORTAADDR5
-address_a[5] => ram_block1a189.PORTAADDR5
-address_a[5] => ram_block1a190.PORTAADDR5
-address_a[5] => ram_block1a191.PORTAADDR5
-address_a[5] => ram_block1a192.PORTAADDR5
-address_a[5] => ram_block1a193.PORTAADDR5
-address_a[5] => ram_block1a194.PORTAADDR5
-address_a[5] => ram_block1a195.PORTAADDR5
-address_a[5] => ram_block1a196.PORTAADDR5
-address_a[5] => ram_block1a197.PORTAADDR5
-address_a[5] => ram_block1a198.PORTAADDR5
-address_a[5] => ram_block1a199.PORTAADDR5
-address_a[5] => ram_block1a200.PORTAADDR5
-address_a[5] => ram_block1a201.PORTAADDR5
-address_a[5] => ram_block1a202.PORTAADDR5
-address_a[5] => ram_block1a203.PORTAADDR5
-address_a[5] => ram_block1a204.PORTAADDR5
-address_a[5] => ram_block1a205.PORTAADDR5
-address_a[5] => ram_block1a206.PORTAADDR5
-address_a[5] => ram_block1a207.PORTAADDR5
-address_a[5] => ram_block1a208.PORTAADDR5
-address_a[5] => ram_block1a209.PORTAADDR5
-address_a[5] => ram_block1a210.PORTAADDR5
-address_a[5] => ram_block1a211.PORTAADDR5
-address_a[5] => ram_block1a212.PORTAADDR5
-address_a[5] => ram_block1a213.PORTAADDR5
-address_a[5] => ram_block1a214.PORTAADDR5
-address_a[5] => ram_block1a215.PORTAADDR5
-address_a[5] => ram_block1a216.PORTAADDR5
-address_a[5] => ram_block1a217.PORTAADDR5
-address_a[5] => ram_block1a218.PORTAADDR5
-address_a[5] => ram_block1a219.PORTAADDR5
-address_a[5] => ram_block1a220.PORTAADDR5
-address_a[5] => ram_block1a221.PORTAADDR5
-address_a[5] => ram_block1a222.PORTAADDR5
-address_a[5] => ram_block1a223.PORTAADDR5
-address_a[6] => ram_block1a0.PORTAADDR6
-address_a[6] => ram_block1a1.PORTAADDR6
-address_a[6] => ram_block1a2.PORTAADDR6
-address_a[6] => ram_block1a3.PORTAADDR6
-address_a[6] => ram_block1a4.PORTAADDR6
-address_a[6] => ram_block1a5.PORTAADDR6
-address_a[6] => ram_block1a6.PORTAADDR6
-address_a[6] => ram_block1a7.PORTAADDR6
-address_a[6] => ram_block1a8.PORTAADDR6
-address_a[6] => ram_block1a9.PORTAADDR6
-address_a[6] => ram_block1a10.PORTAADDR6
-address_a[6] => ram_block1a11.PORTAADDR6
-address_a[6] => ram_block1a12.PORTAADDR6
-address_a[6] => ram_block1a13.PORTAADDR6
-address_a[6] => ram_block1a14.PORTAADDR6
-address_a[6] => ram_block1a15.PORTAADDR6
-address_a[6] => ram_block1a16.PORTAADDR6
-address_a[6] => ram_block1a17.PORTAADDR6
-address_a[6] => ram_block1a18.PORTAADDR6
-address_a[6] => ram_block1a19.PORTAADDR6
-address_a[6] => ram_block1a20.PORTAADDR6
-address_a[6] => ram_block1a21.PORTAADDR6
-address_a[6] => ram_block1a22.PORTAADDR6
-address_a[6] => ram_block1a23.PORTAADDR6
-address_a[6] => ram_block1a24.PORTAADDR6
-address_a[6] => ram_block1a25.PORTAADDR6
-address_a[6] => ram_block1a26.PORTAADDR6
-address_a[6] => ram_block1a27.PORTAADDR6
-address_a[6] => ram_block1a28.PORTAADDR6
-address_a[6] => ram_block1a29.PORTAADDR6
-address_a[6] => ram_block1a30.PORTAADDR6
-address_a[6] => ram_block1a31.PORTAADDR6
-address_a[6] => ram_block1a32.PORTAADDR6
-address_a[6] => ram_block1a33.PORTAADDR6
-address_a[6] => ram_block1a34.PORTAADDR6
-address_a[6] => ram_block1a35.PORTAADDR6
-address_a[6] => ram_block1a36.PORTAADDR6
-address_a[6] => ram_block1a37.PORTAADDR6
-address_a[6] => ram_block1a38.PORTAADDR6
-address_a[6] => ram_block1a39.PORTAADDR6
-address_a[6] => ram_block1a40.PORTAADDR6
-address_a[6] => ram_block1a41.PORTAADDR6
-address_a[6] => ram_block1a42.PORTAADDR6
-address_a[6] => ram_block1a43.PORTAADDR6
-address_a[6] => ram_block1a44.PORTAADDR6
-address_a[6] => ram_block1a45.PORTAADDR6
-address_a[6] => ram_block1a46.PORTAADDR6
-address_a[6] => ram_block1a47.PORTAADDR6
-address_a[6] => ram_block1a48.PORTAADDR6
-address_a[6] => ram_block1a49.PORTAADDR6
-address_a[6] => ram_block1a50.PORTAADDR6
-address_a[6] => ram_block1a51.PORTAADDR6
-address_a[6] => ram_block1a52.PORTAADDR6
-address_a[6] => ram_block1a53.PORTAADDR6
-address_a[6] => ram_block1a54.PORTAADDR6
-address_a[6] => ram_block1a55.PORTAADDR6
-address_a[6] => ram_block1a56.PORTAADDR6
-address_a[6] => ram_block1a57.PORTAADDR6
-address_a[6] => ram_block1a58.PORTAADDR6
-address_a[6] => ram_block1a59.PORTAADDR6
-address_a[6] => ram_block1a60.PORTAADDR6
-address_a[6] => ram_block1a61.PORTAADDR6
-address_a[6] => ram_block1a62.PORTAADDR6
-address_a[6] => ram_block1a63.PORTAADDR6
-address_a[6] => ram_block1a64.PORTAADDR6
-address_a[6] => ram_block1a65.PORTAADDR6
-address_a[6] => ram_block1a66.PORTAADDR6
-address_a[6] => ram_block1a67.PORTAADDR6
-address_a[6] => ram_block1a68.PORTAADDR6
-address_a[6] => ram_block1a69.PORTAADDR6
-address_a[6] => ram_block1a70.PORTAADDR6
-address_a[6] => ram_block1a71.PORTAADDR6
-address_a[6] => ram_block1a72.PORTAADDR6
-address_a[6] => ram_block1a73.PORTAADDR6
-address_a[6] => ram_block1a74.PORTAADDR6
-address_a[6] => ram_block1a75.PORTAADDR6
-address_a[6] => ram_block1a76.PORTAADDR6
-address_a[6] => ram_block1a77.PORTAADDR6
-address_a[6] => ram_block1a78.PORTAADDR6
-address_a[6] => ram_block1a79.PORTAADDR6
-address_a[6] => ram_block1a80.PORTAADDR6
-address_a[6] => ram_block1a81.PORTAADDR6
-address_a[6] => ram_block1a82.PORTAADDR6
-address_a[6] => ram_block1a83.PORTAADDR6
-address_a[6] => ram_block1a84.PORTAADDR6
-address_a[6] => ram_block1a85.PORTAADDR6
-address_a[6] => ram_block1a86.PORTAADDR6
-address_a[6] => ram_block1a87.PORTAADDR6
-address_a[6] => ram_block1a88.PORTAADDR6
-address_a[6] => ram_block1a89.PORTAADDR6
-address_a[6] => ram_block1a90.PORTAADDR6
-address_a[6] => ram_block1a91.PORTAADDR6
-address_a[6] => ram_block1a92.PORTAADDR6
-address_a[6] => ram_block1a93.PORTAADDR6
-address_a[6] => ram_block1a94.PORTAADDR6
-address_a[6] => ram_block1a95.PORTAADDR6
-address_a[6] => ram_block1a96.PORTAADDR6
-address_a[6] => ram_block1a97.PORTAADDR6
-address_a[6] => ram_block1a98.PORTAADDR6
-address_a[6] => ram_block1a99.PORTAADDR6
-address_a[6] => ram_block1a100.PORTAADDR6
-address_a[6] => ram_block1a101.PORTAADDR6
-address_a[6] => ram_block1a102.PORTAADDR6
-address_a[6] => ram_block1a103.PORTAADDR6
-address_a[6] => ram_block1a104.PORTAADDR6
-address_a[6] => ram_block1a105.PORTAADDR6
-address_a[6] => ram_block1a106.PORTAADDR6
-address_a[6] => ram_block1a107.PORTAADDR6
-address_a[6] => ram_block1a108.PORTAADDR6
-address_a[6] => ram_block1a109.PORTAADDR6
-address_a[6] => ram_block1a110.PORTAADDR6
-address_a[6] => ram_block1a111.PORTAADDR6
-address_a[6] => ram_block1a112.PORTAADDR6
-address_a[6] => ram_block1a113.PORTAADDR6
-address_a[6] => ram_block1a114.PORTAADDR6
-address_a[6] => ram_block1a115.PORTAADDR6
-address_a[6] => ram_block1a116.PORTAADDR6
-address_a[6] => ram_block1a117.PORTAADDR6
-address_a[6] => ram_block1a118.PORTAADDR6
-address_a[6] => ram_block1a119.PORTAADDR6
-address_a[6] => ram_block1a120.PORTAADDR6
-address_a[6] => ram_block1a121.PORTAADDR6
-address_a[6] => ram_block1a122.PORTAADDR6
-address_a[6] => ram_block1a123.PORTAADDR6
-address_a[6] => ram_block1a124.PORTAADDR6
-address_a[6] => ram_block1a125.PORTAADDR6
-address_a[6] => ram_block1a126.PORTAADDR6
-address_a[6] => ram_block1a127.PORTAADDR6
-address_a[6] => ram_block1a128.PORTAADDR6
-address_a[6] => ram_block1a129.PORTAADDR6
-address_a[6] => ram_block1a130.PORTAADDR6
-address_a[6] => ram_block1a131.PORTAADDR6
-address_a[6] => ram_block1a132.PORTAADDR6
-address_a[6] => ram_block1a133.PORTAADDR6
-address_a[6] => ram_block1a134.PORTAADDR6
-address_a[6] => ram_block1a135.PORTAADDR6
-address_a[6] => ram_block1a136.PORTAADDR6
-address_a[6] => ram_block1a137.PORTAADDR6
-address_a[6] => ram_block1a138.PORTAADDR6
-address_a[6] => ram_block1a139.PORTAADDR6
-address_a[6] => ram_block1a140.PORTAADDR6
-address_a[6] => ram_block1a141.PORTAADDR6
-address_a[6] => ram_block1a142.PORTAADDR6
-address_a[6] => ram_block1a143.PORTAADDR6
-address_a[6] => ram_block1a144.PORTAADDR6
-address_a[6] => ram_block1a145.PORTAADDR6
-address_a[6] => ram_block1a146.PORTAADDR6
-address_a[6] => ram_block1a147.PORTAADDR6
-address_a[6] => ram_block1a148.PORTAADDR6
-address_a[6] => ram_block1a149.PORTAADDR6
-address_a[6] => ram_block1a150.PORTAADDR6
-address_a[6] => ram_block1a151.PORTAADDR6
-address_a[6] => ram_block1a152.PORTAADDR6
-address_a[6] => ram_block1a153.PORTAADDR6
-address_a[6] => ram_block1a154.PORTAADDR6
-address_a[6] => ram_block1a155.PORTAADDR6
-address_a[6] => ram_block1a156.PORTAADDR6
-address_a[6] => ram_block1a157.PORTAADDR6
-address_a[6] => ram_block1a158.PORTAADDR6
-address_a[6] => ram_block1a159.PORTAADDR6
-address_a[6] => ram_block1a160.PORTAADDR6
-address_a[6] => ram_block1a161.PORTAADDR6
-address_a[6] => ram_block1a162.PORTAADDR6
-address_a[6] => ram_block1a163.PORTAADDR6
-address_a[6] => ram_block1a164.PORTAADDR6
-address_a[6] => ram_block1a165.PORTAADDR6
-address_a[6] => ram_block1a166.PORTAADDR6
-address_a[6] => ram_block1a167.PORTAADDR6
-address_a[6] => ram_block1a168.PORTAADDR6
-address_a[6] => ram_block1a169.PORTAADDR6
-address_a[6] => ram_block1a170.PORTAADDR6
-address_a[6] => ram_block1a171.PORTAADDR6
-address_a[6] => ram_block1a172.PORTAADDR6
-address_a[6] => ram_block1a173.PORTAADDR6
-address_a[6] => ram_block1a174.PORTAADDR6
-address_a[6] => ram_block1a175.PORTAADDR6
-address_a[6] => ram_block1a176.PORTAADDR6
-address_a[6] => ram_block1a177.PORTAADDR6
-address_a[6] => ram_block1a178.PORTAADDR6
-address_a[6] => ram_block1a179.PORTAADDR6
-address_a[6] => ram_block1a180.PORTAADDR6
-address_a[6] => ram_block1a181.PORTAADDR6
-address_a[6] => ram_block1a182.PORTAADDR6
-address_a[6] => ram_block1a183.PORTAADDR6
-address_a[6] => ram_block1a184.PORTAADDR6
-address_a[6] => ram_block1a185.PORTAADDR6
-address_a[6] => ram_block1a186.PORTAADDR6
-address_a[6] => ram_block1a187.PORTAADDR6
-address_a[6] => ram_block1a188.PORTAADDR6
-address_a[6] => ram_block1a189.PORTAADDR6
-address_a[6] => ram_block1a190.PORTAADDR6
-address_a[6] => ram_block1a191.PORTAADDR6
-address_a[6] => ram_block1a192.PORTAADDR6
-address_a[6] => ram_block1a193.PORTAADDR6
-address_a[6] => ram_block1a194.PORTAADDR6
-address_a[6] => ram_block1a195.PORTAADDR6
-address_a[6] => ram_block1a196.PORTAADDR6
-address_a[6] => ram_block1a197.PORTAADDR6
-address_a[6] => ram_block1a198.PORTAADDR6
-address_a[6] => ram_block1a199.PORTAADDR6
-address_a[6] => ram_block1a200.PORTAADDR6
-address_a[6] => ram_block1a201.PORTAADDR6
-address_a[6] => ram_block1a202.PORTAADDR6
-address_a[6] => ram_block1a203.PORTAADDR6
-address_a[6] => ram_block1a204.PORTAADDR6
-address_a[6] => ram_block1a205.PORTAADDR6
-address_a[6] => ram_block1a206.PORTAADDR6
-address_a[6] => ram_block1a207.PORTAADDR6
-address_a[6] => ram_block1a208.PORTAADDR6
-address_a[6] => ram_block1a209.PORTAADDR6
-address_a[6] => ram_block1a210.PORTAADDR6
-address_a[6] => ram_block1a211.PORTAADDR6
-address_a[6] => ram_block1a212.PORTAADDR6
-address_a[6] => ram_block1a213.PORTAADDR6
-address_a[6] => ram_block1a214.PORTAADDR6
-address_a[6] => ram_block1a215.PORTAADDR6
-address_a[6] => ram_block1a216.PORTAADDR6
-address_a[6] => ram_block1a217.PORTAADDR6
-address_a[6] => ram_block1a218.PORTAADDR6
-address_a[6] => ram_block1a219.PORTAADDR6
-address_a[6] => ram_block1a220.PORTAADDR6
-address_a[6] => ram_block1a221.PORTAADDR6
-address_a[6] => ram_block1a222.PORTAADDR6
-address_a[6] => ram_block1a223.PORTAADDR6
-address_a[7] => ram_block1a0.PORTAADDR7
-address_a[7] => ram_block1a1.PORTAADDR7
-address_a[7] => ram_block1a2.PORTAADDR7
-address_a[7] => ram_block1a3.PORTAADDR7
-address_a[7] => ram_block1a4.PORTAADDR7
-address_a[7] => ram_block1a5.PORTAADDR7
-address_a[7] => ram_block1a6.PORTAADDR7
-address_a[7] => ram_block1a7.PORTAADDR7
-address_a[7] => ram_block1a8.PORTAADDR7
-address_a[7] => ram_block1a9.PORTAADDR7
-address_a[7] => ram_block1a10.PORTAADDR7
-address_a[7] => ram_block1a11.PORTAADDR7
-address_a[7] => ram_block1a12.PORTAADDR7
-address_a[7] => ram_block1a13.PORTAADDR7
-address_a[7] => ram_block1a14.PORTAADDR7
-address_a[7] => ram_block1a15.PORTAADDR7
-address_a[7] => ram_block1a16.PORTAADDR7
-address_a[7] => ram_block1a17.PORTAADDR7
-address_a[7] => ram_block1a18.PORTAADDR7
-address_a[7] => ram_block1a19.PORTAADDR7
-address_a[7] => ram_block1a20.PORTAADDR7
-address_a[7] => ram_block1a21.PORTAADDR7
-address_a[7] => ram_block1a22.PORTAADDR7
-address_a[7] => ram_block1a23.PORTAADDR7
-address_a[7] => ram_block1a24.PORTAADDR7
-address_a[7] => ram_block1a25.PORTAADDR7
-address_a[7] => ram_block1a26.PORTAADDR7
-address_a[7] => ram_block1a27.PORTAADDR7
-address_a[7] => ram_block1a28.PORTAADDR7
-address_a[7] => ram_block1a29.PORTAADDR7
-address_a[7] => ram_block1a30.PORTAADDR7
-address_a[7] => ram_block1a31.PORTAADDR7
-address_a[7] => ram_block1a32.PORTAADDR7
-address_a[7] => ram_block1a33.PORTAADDR7
-address_a[7] => ram_block1a34.PORTAADDR7
-address_a[7] => ram_block1a35.PORTAADDR7
-address_a[7] => ram_block1a36.PORTAADDR7
-address_a[7] => ram_block1a37.PORTAADDR7
-address_a[7] => ram_block1a38.PORTAADDR7
-address_a[7] => ram_block1a39.PORTAADDR7
-address_a[7] => ram_block1a40.PORTAADDR7
-address_a[7] => ram_block1a41.PORTAADDR7
-address_a[7] => ram_block1a42.PORTAADDR7
-address_a[7] => ram_block1a43.PORTAADDR7
-address_a[7] => ram_block1a44.PORTAADDR7
-address_a[7] => ram_block1a45.PORTAADDR7
-address_a[7] => ram_block1a46.PORTAADDR7
-address_a[7] => ram_block1a47.PORTAADDR7
-address_a[7] => ram_block1a48.PORTAADDR7
-address_a[7] => ram_block1a49.PORTAADDR7
-address_a[7] => ram_block1a50.PORTAADDR7
-address_a[7] => ram_block1a51.PORTAADDR7
-address_a[7] => ram_block1a52.PORTAADDR7
-address_a[7] => ram_block1a53.PORTAADDR7
-address_a[7] => ram_block1a54.PORTAADDR7
-address_a[7] => ram_block1a55.PORTAADDR7
-address_a[7] => ram_block1a56.PORTAADDR7
-address_a[7] => ram_block1a57.PORTAADDR7
-address_a[7] => ram_block1a58.PORTAADDR7
-address_a[7] => ram_block1a59.PORTAADDR7
-address_a[7] => ram_block1a60.PORTAADDR7
-address_a[7] => ram_block1a61.PORTAADDR7
-address_a[7] => ram_block1a62.PORTAADDR7
-address_a[7] => ram_block1a63.PORTAADDR7
-address_a[7] => ram_block1a64.PORTAADDR7
-address_a[7] => ram_block1a65.PORTAADDR7
-address_a[7] => ram_block1a66.PORTAADDR7
-address_a[7] => ram_block1a67.PORTAADDR7
-address_a[7] => ram_block1a68.PORTAADDR7
-address_a[7] => ram_block1a69.PORTAADDR7
-address_a[7] => ram_block1a70.PORTAADDR7
-address_a[7] => ram_block1a71.PORTAADDR7
-address_a[7] => ram_block1a72.PORTAADDR7
-address_a[7] => ram_block1a73.PORTAADDR7
-address_a[7] => ram_block1a74.PORTAADDR7
-address_a[7] => ram_block1a75.PORTAADDR7
-address_a[7] => ram_block1a76.PORTAADDR7
-address_a[7] => ram_block1a77.PORTAADDR7
-address_a[7] => ram_block1a78.PORTAADDR7
-address_a[7] => ram_block1a79.PORTAADDR7
-address_a[7] => ram_block1a80.PORTAADDR7
-address_a[7] => ram_block1a81.PORTAADDR7
-address_a[7] => ram_block1a82.PORTAADDR7
-address_a[7] => ram_block1a83.PORTAADDR7
-address_a[7] => ram_block1a84.PORTAADDR7
-address_a[7] => ram_block1a85.PORTAADDR7
-address_a[7] => ram_block1a86.PORTAADDR7
-address_a[7] => ram_block1a87.PORTAADDR7
-address_a[7] => ram_block1a88.PORTAADDR7
-address_a[7] => ram_block1a89.PORTAADDR7
-address_a[7] => ram_block1a90.PORTAADDR7
-address_a[7] => ram_block1a91.PORTAADDR7
-address_a[7] => ram_block1a92.PORTAADDR7
-address_a[7] => ram_block1a93.PORTAADDR7
-address_a[7] => ram_block1a94.PORTAADDR7
-address_a[7] => ram_block1a95.PORTAADDR7
-address_a[7] => ram_block1a96.PORTAADDR7
-address_a[7] => ram_block1a97.PORTAADDR7
-address_a[7] => ram_block1a98.PORTAADDR7
-address_a[7] => ram_block1a99.PORTAADDR7
-address_a[7] => ram_block1a100.PORTAADDR7
-address_a[7] => ram_block1a101.PORTAADDR7
-address_a[7] => ram_block1a102.PORTAADDR7
-address_a[7] => ram_block1a103.PORTAADDR7
-address_a[7] => ram_block1a104.PORTAADDR7
-address_a[7] => ram_block1a105.PORTAADDR7
-address_a[7] => ram_block1a106.PORTAADDR7
-address_a[7] => ram_block1a107.PORTAADDR7
-address_a[7] => ram_block1a108.PORTAADDR7
-address_a[7] => ram_block1a109.PORTAADDR7
-address_a[7] => ram_block1a110.PORTAADDR7
-address_a[7] => ram_block1a111.PORTAADDR7
-address_a[7] => ram_block1a112.PORTAADDR7
-address_a[7] => ram_block1a113.PORTAADDR7
-address_a[7] => ram_block1a114.PORTAADDR7
-address_a[7] => ram_block1a115.PORTAADDR7
-address_a[7] => ram_block1a116.PORTAADDR7
-address_a[7] => ram_block1a117.PORTAADDR7
-address_a[7] => ram_block1a118.PORTAADDR7
-address_a[7] => ram_block1a119.PORTAADDR7
-address_a[7] => ram_block1a120.PORTAADDR7
-address_a[7] => ram_block1a121.PORTAADDR7
-address_a[7] => ram_block1a122.PORTAADDR7
-address_a[7] => ram_block1a123.PORTAADDR7
-address_a[7] => ram_block1a124.PORTAADDR7
-address_a[7] => ram_block1a125.PORTAADDR7
-address_a[7] => ram_block1a126.PORTAADDR7
-address_a[7] => ram_block1a127.PORTAADDR7
-address_a[7] => ram_block1a128.PORTAADDR7
-address_a[7] => ram_block1a129.PORTAADDR7
-address_a[7] => ram_block1a130.PORTAADDR7
-address_a[7] => ram_block1a131.PORTAADDR7
-address_a[7] => ram_block1a132.PORTAADDR7
-address_a[7] => ram_block1a133.PORTAADDR7
-address_a[7] => ram_block1a134.PORTAADDR7
-address_a[7] => ram_block1a135.PORTAADDR7
-address_a[7] => ram_block1a136.PORTAADDR7
-address_a[7] => ram_block1a137.PORTAADDR7
-address_a[7] => ram_block1a138.PORTAADDR7
-address_a[7] => ram_block1a139.PORTAADDR7
-address_a[7] => ram_block1a140.PORTAADDR7
-address_a[7] => ram_block1a141.PORTAADDR7
-address_a[7] => ram_block1a142.PORTAADDR7
-address_a[7] => ram_block1a143.PORTAADDR7
-address_a[7] => ram_block1a144.PORTAADDR7
-address_a[7] => ram_block1a145.PORTAADDR7
-address_a[7] => ram_block1a146.PORTAADDR7
-address_a[7] => ram_block1a147.PORTAADDR7
-address_a[7] => ram_block1a148.PORTAADDR7
-address_a[7] => ram_block1a149.PORTAADDR7
-address_a[7] => ram_block1a150.PORTAADDR7
-address_a[7] => ram_block1a151.PORTAADDR7
-address_a[7] => ram_block1a152.PORTAADDR7
-address_a[7] => ram_block1a153.PORTAADDR7
-address_a[7] => ram_block1a154.PORTAADDR7
-address_a[7] => ram_block1a155.PORTAADDR7
-address_a[7] => ram_block1a156.PORTAADDR7
-address_a[7] => ram_block1a157.PORTAADDR7
-address_a[7] => ram_block1a158.PORTAADDR7
-address_a[7] => ram_block1a159.PORTAADDR7
-address_a[7] => ram_block1a160.PORTAADDR7
-address_a[7] => ram_block1a161.PORTAADDR7
-address_a[7] => ram_block1a162.PORTAADDR7
-address_a[7] => ram_block1a163.PORTAADDR7
-address_a[7] => ram_block1a164.PORTAADDR7
-address_a[7] => ram_block1a165.PORTAADDR7
-address_a[7] => ram_block1a166.PORTAADDR7
-address_a[7] => ram_block1a167.PORTAADDR7
-address_a[7] => ram_block1a168.PORTAADDR7
-address_a[7] => ram_block1a169.PORTAADDR7
-address_a[7] => ram_block1a170.PORTAADDR7
-address_a[7] => ram_block1a171.PORTAADDR7
-address_a[7] => ram_block1a172.PORTAADDR7
-address_a[7] => ram_block1a173.PORTAADDR7
-address_a[7] => ram_block1a174.PORTAADDR7
-address_a[7] => ram_block1a175.PORTAADDR7
-address_a[7] => ram_block1a176.PORTAADDR7
-address_a[7] => ram_block1a177.PORTAADDR7
-address_a[7] => ram_block1a178.PORTAADDR7
-address_a[7] => ram_block1a179.PORTAADDR7
-address_a[7] => ram_block1a180.PORTAADDR7
-address_a[7] => ram_block1a181.PORTAADDR7
-address_a[7] => ram_block1a182.PORTAADDR7
-address_a[7] => ram_block1a183.PORTAADDR7
-address_a[7] => ram_block1a184.PORTAADDR7
-address_a[7] => ram_block1a185.PORTAADDR7
-address_a[7] => ram_block1a186.PORTAADDR7
-address_a[7] => ram_block1a187.PORTAADDR7
-address_a[7] => ram_block1a188.PORTAADDR7
-address_a[7] => ram_block1a189.PORTAADDR7
-address_a[7] => ram_block1a190.PORTAADDR7
-address_a[7] => ram_block1a191.PORTAADDR7
-address_a[7] => ram_block1a192.PORTAADDR7
-address_a[7] => ram_block1a193.PORTAADDR7
-address_a[7] => ram_block1a194.PORTAADDR7
-address_a[7] => ram_block1a195.PORTAADDR7
-address_a[7] => ram_block1a196.PORTAADDR7
-address_a[7] => ram_block1a197.PORTAADDR7
-address_a[7] => ram_block1a198.PORTAADDR7
-address_a[7] => ram_block1a199.PORTAADDR7
-address_a[7] => ram_block1a200.PORTAADDR7
-address_a[7] => ram_block1a201.PORTAADDR7
-address_a[7] => ram_block1a202.PORTAADDR7
-address_a[7] => ram_block1a203.PORTAADDR7
-address_a[7] => ram_block1a204.PORTAADDR7
-address_a[7] => ram_block1a205.PORTAADDR7
-address_a[7] => ram_block1a206.PORTAADDR7
-address_a[7] => ram_block1a207.PORTAADDR7
-address_a[7] => ram_block1a208.PORTAADDR7
-address_a[7] => ram_block1a209.PORTAADDR7
-address_a[7] => ram_block1a210.PORTAADDR7
-address_a[7] => ram_block1a211.PORTAADDR7
-address_a[7] => ram_block1a212.PORTAADDR7
-address_a[7] => ram_block1a213.PORTAADDR7
-address_a[7] => ram_block1a214.PORTAADDR7
-address_a[7] => ram_block1a215.PORTAADDR7
-address_a[7] => ram_block1a216.PORTAADDR7
-address_a[7] => ram_block1a217.PORTAADDR7
-address_a[7] => ram_block1a218.PORTAADDR7
-address_a[7] => ram_block1a219.PORTAADDR7
-address_a[7] => ram_block1a220.PORTAADDR7
-address_a[7] => ram_block1a221.PORTAADDR7
-address_a[7] => ram_block1a222.PORTAADDR7
-address_a[7] => ram_block1a223.PORTAADDR7
-address_a[8] => ram_block1a0.PORTAADDR8
-address_a[8] => ram_block1a1.PORTAADDR8
-address_a[8] => ram_block1a2.PORTAADDR8
-address_a[8] => ram_block1a3.PORTAADDR8
-address_a[8] => ram_block1a4.PORTAADDR8
-address_a[8] => ram_block1a5.PORTAADDR8
-address_a[8] => ram_block1a6.PORTAADDR8
-address_a[8] => ram_block1a7.PORTAADDR8
-address_a[8] => ram_block1a8.PORTAADDR8
-address_a[8] => ram_block1a9.PORTAADDR8
-address_a[8] => ram_block1a10.PORTAADDR8
-address_a[8] => ram_block1a11.PORTAADDR8
-address_a[8] => ram_block1a12.PORTAADDR8
-address_a[8] => ram_block1a13.PORTAADDR8
-address_a[8] => ram_block1a14.PORTAADDR8
-address_a[8] => ram_block1a15.PORTAADDR8
-address_a[8] => ram_block1a16.PORTAADDR8
-address_a[8] => ram_block1a17.PORTAADDR8
-address_a[8] => ram_block1a18.PORTAADDR8
-address_a[8] => ram_block1a19.PORTAADDR8
-address_a[8] => ram_block1a20.PORTAADDR8
-address_a[8] => ram_block1a21.PORTAADDR8
-address_a[8] => ram_block1a22.PORTAADDR8
-address_a[8] => ram_block1a23.PORTAADDR8
-address_a[8] => ram_block1a24.PORTAADDR8
-address_a[8] => ram_block1a25.PORTAADDR8
-address_a[8] => ram_block1a26.PORTAADDR8
-address_a[8] => ram_block1a27.PORTAADDR8
-address_a[8] => ram_block1a28.PORTAADDR8
-address_a[8] => ram_block1a29.PORTAADDR8
-address_a[8] => ram_block1a30.PORTAADDR8
-address_a[8] => ram_block1a31.PORTAADDR8
-address_a[8] => ram_block1a32.PORTAADDR8
-address_a[8] => ram_block1a33.PORTAADDR8
-address_a[8] => ram_block1a34.PORTAADDR8
-address_a[8] => ram_block1a35.PORTAADDR8
-address_a[8] => ram_block1a36.PORTAADDR8
-address_a[8] => ram_block1a37.PORTAADDR8
-address_a[8] => ram_block1a38.PORTAADDR8
-address_a[8] => ram_block1a39.PORTAADDR8
-address_a[8] => ram_block1a40.PORTAADDR8
-address_a[8] => ram_block1a41.PORTAADDR8
-address_a[8] => ram_block1a42.PORTAADDR8
-address_a[8] => ram_block1a43.PORTAADDR8
-address_a[8] => ram_block1a44.PORTAADDR8
-address_a[8] => ram_block1a45.PORTAADDR8
-address_a[8] => ram_block1a46.PORTAADDR8
-address_a[8] => ram_block1a47.PORTAADDR8
-address_a[8] => ram_block1a48.PORTAADDR8
-address_a[8] => ram_block1a49.PORTAADDR8
-address_a[8] => ram_block1a50.PORTAADDR8
-address_a[8] => ram_block1a51.PORTAADDR8
-address_a[8] => ram_block1a52.PORTAADDR8
-address_a[8] => ram_block1a53.PORTAADDR8
-address_a[8] => ram_block1a54.PORTAADDR8
-address_a[8] => ram_block1a55.PORTAADDR8
-address_a[8] => ram_block1a56.PORTAADDR8
-address_a[8] => ram_block1a57.PORTAADDR8
-address_a[8] => ram_block1a58.PORTAADDR8
-address_a[8] => ram_block1a59.PORTAADDR8
-address_a[8] => ram_block1a60.PORTAADDR8
-address_a[8] => ram_block1a61.PORTAADDR8
-address_a[8] => ram_block1a62.PORTAADDR8
-address_a[8] => ram_block1a63.PORTAADDR8
-address_a[8] => ram_block1a64.PORTAADDR8
-address_a[8] => ram_block1a65.PORTAADDR8
-address_a[8] => ram_block1a66.PORTAADDR8
-address_a[8] => ram_block1a67.PORTAADDR8
-address_a[8] => ram_block1a68.PORTAADDR8
-address_a[8] => ram_block1a69.PORTAADDR8
-address_a[8] => ram_block1a70.PORTAADDR8
-address_a[8] => ram_block1a71.PORTAADDR8
-address_a[8] => ram_block1a72.PORTAADDR8
-address_a[8] => ram_block1a73.PORTAADDR8
-address_a[8] => ram_block1a74.PORTAADDR8
-address_a[8] => ram_block1a75.PORTAADDR8
-address_a[8] => ram_block1a76.PORTAADDR8
-address_a[8] => ram_block1a77.PORTAADDR8
-address_a[8] => ram_block1a78.PORTAADDR8
-address_a[8] => ram_block1a79.PORTAADDR8
-address_a[8] => ram_block1a80.PORTAADDR8
-address_a[8] => ram_block1a81.PORTAADDR8
-address_a[8] => ram_block1a82.PORTAADDR8
-address_a[8] => ram_block1a83.PORTAADDR8
-address_a[8] => ram_block1a84.PORTAADDR8
-address_a[8] => ram_block1a85.PORTAADDR8
-address_a[8] => ram_block1a86.PORTAADDR8
-address_a[8] => ram_block1a87.PORTAADDR8
-address_a[8] => ram_block1a88.PORTAADDR8
-address_a[8] => ram_block1a89.PORTAADDR8
-address_a[8] => ram_block1a90.PORTAADDR8
-address_a[8] => ram_block1a91.PORTAADDR8
-address_a[8] => ram_block1a92.PORTAADDR8
-address_a[8] => ram_block1a93.PORTAADDR8
-address_a[8] => ram_block1a94.PORTAADDR8
-address_a[8] => ram_block1a95.PORTAADDR8
-address_a[8] => ram_block1a96.PORTAADDR8
-address_a[8] => ram_block1a97.PORTAADDR8
-address_a[8] => ram_block1a98.PORTAADDR8
-address_a[8] => ram_block1a99.PORTAADDR8
-address_a[8] => ram_block1a100.PORTAADDR8
-address_a[8] => ram_block1a101.PORTAADDR8
-address_a[8] => ram_block1a102.PORTAADDR8
-address_a[8] => ram_block1a103.PORTAADDR8
-address_a[8] => ram_block1a104.PORTAADDR8
-address_a[8] => ram_block1a105.PORTAADDR8
-address_a[8] => ram_block1a106.PORTAADDR8
-address_a[8] => ram_block1a107.PORTAADDR8
-address_a[8] => ram_block1a108.PORTAADDR8
-address_a[8] => ram_block1a109.PORTAADDR8
-address_a[8] => ram_block1a110.PORTAADDR8
-address_a[8] => ram_block1a111.PORTAADDR8
-address_a[8] => ram_block1a112.PORTAADDR8
-address_a[8] => ram_block1a113.PORTAADDR8
-address_a[8] => ram_block1a114.PORTAADDR8
-address_a[8] => ram_block1a115.PORTAADDR8
-address_a[8] => ram_block1a116.PORTAADDR8
-address_a[8] => ram_block1a117.PORTAADDR8
-address_a[8] => ram_block1a118.PORTAADDR8
-address_a[8] => ram_block1a119.PORTAADDR8
-address_a[8] => ram_block1a120.PORTAADDR8
-address_a[8] => ram_block1a121.PORTAADDR8
-address_a[8] => ram_block1a122.PORTAADDR8
-address_a[8] => ram_block1a123.PORTAADDR8
-address_a[8] => ram_block1a124.PORTAADDR8
-address_a[8] => ram_block1a125.PORTAADDR8
-address_a[8] => ram_block1a126.PORTAADDR8
-address_a[8] => ram_block1a127.PORTAADDR8
-address_a[8] => ram_block1a128.PORTAADDR8
-address_a[8] => ram_block1a129.PORTAADDR8
-address_a[8] => ram_block1a130.PORTAADDR8
-address_a[8] => ram_block1a131.PORTAADDR8
-address_a[8] => ram_block1a132.PORTAADDR8
-address_a[8] => ram_block1a133.PORTAADDR8
-address_a[8] => ram_block1a134.PORTAADDR8
-address_a[8] => ram_block1a135.PORTAADDR8
-address_a[8] => ram_block1a136.PORTAADDR8
-address_a[8] => ram_block1a137.PORTAADDR8
-address_a[8] => ram_block1a138.PORTAADDR8
-address_a[8] => ram_block1a139.PORTAADDR8
-address_a[8] => ram_block1a140.PORTAADDR8
-address_a[8] => ram_block1a141.PORTAADDR8
-address_a[8] => ram_block1a142.PORTAADDR8
-address_a[8] => ram_block1a143.PORTAADDR8
-address_a[8] => ram_block1a144.PORTAADDR8
-address_a[8] => ram_block1a145.PORTAADDR8
-address_a[8] => ram_block1a146.PORTAADDR8
-address_a[8] => ram_block1a147.PORTAADDR8
-address_a[8] => ram_block1a148.PORTAADDR8
-address_a[8] => ram_block1a149.PORTAADDR8
-address_a[8] => ram_block1a150.PORTAADDR8
-address_a[8] => ram_block1a151.PORTAADDR8
-address_a[8] => ram_block1a152.PORTAADDR8
-address_a[8] => ram_block1a153.PORTAADDR8
-address_a[8] => ram_block1a154.PORTAADDR8
-address_a[8] => ram_block1a155.PORTAADDR8
-address_a[8] => ram_block1a156.PORTAADDR8
-address_a[8] => ram_block1a157.PORTAADDR8
-address_a[8] => ram_block1a158.PORTAADDR8
-address_a[8] => ram_block1a159.PORTAADDR8
-address_a[8] => ram_block1a160.PORTAADDR8
-address_a[8] => ram_block1a161.PORTAADDR8
-address_a[8] => ram_block1a162.PORTAADDR8
-address_a[8] => ram_block1a163.PORTAADDR8
-address_a[8] => ram_block1a164.PORTAADDR8
-address_a[8] => ram_block1a165.PORTAADDR8
-address_a[8] => ram_block1a166.PORTAADDR8
-address_a[8] => ram_block1a167.PORTAADDR8
-address_a[8] => ram_block1a168.PORTAADDR8
-address_a[8] => ram_block1a169.PORTAADDR8
-address_a[8] => ram_block1a170.PORTAADDR8
-address_a[8] => ram_block1a171.PORTAADDR8
-address_a[8] => ram_block1a172.PORTAADDR8
-address_a[8] => ram_block1a173.PORTAADDR8
-address_a[8] => ram_block1a174.PORTAADDR8
-address_a[8] => ram_block1a175.PORTAADDR8
-address_a[8] => ram_block1a176.PORTAADDR8
-address_a[8] => ram_block1a177.PORTAADDR8
-address_a[8] => ram_block1a178.PORTAADDR8
-address_a[8] => ram_block1a179.PORTAADDR8
-address_a[8] => ram_block1a180.PORTAADDR8
-address_a[8] => ram_block1a181.PORTAADDR8
-address_a[8] => ram_block1a182.PORTAADDR8
-address_a[8] => ram_block1a183.PORTAADDR8
-address_a[8] => ram_block1a184.PORTAADDR8
-address_a[8] => ram_block1a185.PORTAADDR8
-address_a[8] => ram_block1a186.PORTAADDR8
-address_a[8] => ram_block1a187.PORTAADDR8
-address_a[8] => ram_block1a188.PORTAADDR8
-address_a[8] => ram_block1a189.PORTAADDR8
-address_a[8] => ram_block1a190.PORTAADDR8
-address_a[8] => ram_block1a191.PORTAADDR8
-address_a[8] => ram_block1a192.PORTAADDR8
-address_a[8] => ram_block1a193.PORTAADDR8
-address_a[8] => ram_block1a194.PORTAADDR8
-address_a[8] => ram_block1a195.PORTAADDR8
-address_a[8] => ram_block1a196.PORTAADDR8
-address_a[8] => ram_block1a197.PORTAADDR8
-address_a[8] => ram_block1a198.PORTAADDR8
-address_a[8] => ram_block1a199.PORTAADDR8
-address_a[8] => ram_block1a200.PORTAADDR8
-address_a[8] => ram_block1a201.PORTAADDR8
-address_a[8] => ram_block1a202.PORTAADDR8
-address_a[8] => ram_block1a203.PORTAADDR8
-address_a[8] => ram_block1a204.PORTAADDR8
-address_a[8] => ram_block1a205.PORTAADDR8
-address_a[8] => ram_block1a206.PORTAADDR8
-address_a[8] => ram_block1a207.PORTAADDR8
-address_a[8] => ram_block1a208.PORTAADDR8
-address_a[8] => ram_block1a209.PORTAADDR8
-address_a[8] => ram_block1a210.PORTAADDR8
-address_a[8] => ram_block1a211.PORTAADDR8
-address_a[8] => ram_block1a212.PORTAADDR8
-address_a[8] => ram_block1a213.PORTAADDR8
-address_a[8] => ram_block1a214.PORTAADDR8
-address_a[8] => ram_block1a215.PORTAADDR8
-address_a[8] => ram_block1a216.PORTAADDR8
-address_a[8] => ram_block1a217.PORTAADDR8
-address_a[8] => ram_block1a218.PORTAADDR8
-address_a[8] => ram_block1a219.PORTAADDR8
-address_a[8] => ram_block1a220.PORTAADDR8
-address_a[8] => ram_block1a221.PORTAADDR8
-address_a[8] => ram_block1a222.PORTAADDR8
-address_a[8] => ram_block1a223.PORTAADDR8
-address_a[9] => ram_block1a0.PORTAADDR9
-address_a[9] => ram_block1a1.PORTAADDR9
-address_a[9] => ram_block1a2.PORTAADDR9
-address_a[9] => ram_block1a3.PORTAADDR9
-address_a[9] => ram_block1a4.PORTAADDR9
-address_a[9] => ram_block1a5.PORTAADDR9
-address_a[9] => ram_block1a6.PORTAADDR9
-address_a[9] => ram_block1a7.PORTAADDR9
-address_a[9] => ram_block1a8.PORTAADDR9
-address_a[9] => ram_block1a9.PORTAADDR9
-address_a[9] => ram_block1a10.PORTAADDR9
-address_a[9] => ram_block1a11.PORTAADDR9
-address_a[9] => ram_block1a12.PORTAADDR9
-address_a[9] => ram_block1a13.PORTAADDR9
-address_a[9] => ram_block1a14.PORTAADDR9
-address_a[9] => ram_block1a15.PORTAADDR9
-address_a[9] => ram_block1a16.PORTAADDR9
-address_a[9] => ram_block1a17.PORTAADDR9
-address_a[9] => ram_block1a18.PORTAADDR9
-address_a[9] => ram_block1a19.PORTAADDR9
-address_a[9] => ram_block1a20.PORTAADDR9
-address_a[9] => ram_block1a21.PORTAADDR9
-address_a[9] => ram_block1a22.PORTAADDR9
-address_a[9] => ram_block1a23.PORTAADDR9
-address_a[9] => ram_block1a24.PORTAADDR9
-address_a[9] => ram_block1a25.PORTAADDR9
-address_a[9] => ram_block1a26.PORTAADDR9
-address_a[9] => ram_block1a27.PORTAADDR9
-address_a[9] => ram_block1a28.PORTAADDR9
-address_a[9] => ram_block1a29.PORTAADDR9
-address_a[9] => ram_block1a30.PORTAADDR9
-address_a[9] => ram_block1a31.PORTAADDR9
-address_a[9] => ram_block1a32.PORTAADDR9
-address_a[9] => ram_block1a33.PORTAADDR9
-address_a[9] => ram_block1a34.PORTAADDR9
-address_a[9] => ram_block1a35.PORTAADDR9
-address_a[9] => ram_block1a36.PORTAADDR9
-address_a[9] => ram_block1a37.PORTAADDR9
-address_a[9] => ram_block1a38.PORTAADDR9
-address_a[9] => ram_block1a39.PORTAADDR9
-address_a[9] => ram_block1a40.PORTAADDR9
-address_a[9] => ram_block1a41.PORTAADDR9
-address_a[9] => ram_block1a42.PORTAADDR9
-address_a[9] => ram_block1a43.PORTAADDR9
-address_a[9] => ram_block1a44.PORTAADDR9
-address_a[9] => ram_block1a45.PORTAADDR9
-address_a[9] => ram_block1a46.PORTAADDR9
-address_a[9] => ram_block1a47.PORTAADDR9
-address_a[9] => ram_block1a48.PORTAADDR9
-address_a[9] => ram_block1a49.PORTAADDR9
-address_a[9] => ram_block1a50.PORTAADDR9
-address_a[9] => ram_block1a51.PORTAADDR9
-address_a[9] => ram_block1a52.PORTAADDR9
-address_a[9] => ram_block1a53.PORTAADDR9
-address_a[9] => ram_block1a54.PORTAADDR9
-address_a[9] => ram_block1a55.PORTAADDR9
-address_a[9] => ram_block1a56.PORTAADDR9
-address_a[9] => ram_block1a57.PORTAADDR9
-address_a[9] => ram_block1a58.PORTAADDR9
-address_a[9] => ram_block1a59.PORTAADDR9
-address_a[9] => ram_block1a60.PORTAADDR9
-address_a[9] => ram_block1a61.PORTAADDR9
-address_a[9] => ram_block1a62.PORTAADDR9
-address_a[9] => ram_block1a63.PORTAADDR9
-address_a[9] => ram_block1a64.PORTAADDR9
-address_a[9] => ram_block1a65.PORTAADDR9
-address_a[9] => ram_block1a66.PORTAADDR9
-address_a[9] => ram_block1a67.PORTAADDR9
-address_a[9] => ram_block1a68.PORTAADDR9
-address_a[9] => ram_block1a69.PORTAADDR9
-address_a[9] => ram_block1a70.PORTAADDR9
-address_a[9] => ram_block1a71.PORTAADDR9
-address_a[9] => ram_block1a72.PORTAADDR9
-address_a[9] => ram_block1a73.PORTAADDR9
-address_a[9] => ram_block1a74.PORTAADDR9
-address_a[9] => ram_block1a75.PORTAADDR9
-address_a[9] => ram_block1a76.PORTAADDR9
-address_a[9] => ram_block1a77.PORTAADDR9
-address_a[9] => ram_block1a78.PORTAADDR9
-address_a[9] => ram_block1a79.PORTAADDR9
-address_a[9] => ram_block1a80.PORTAADDR9
-address_a[9] => ram_block1a81.PORTAADDR9
-address_a[9] => ram_block1a82.PORTAADDR9
-address_a[9] => ram_block1a83.PORTAADDR9
-address_a[9] => ram_block1a84.PORTAADDR9
-address_a[9] => ram_block1a85.PORTAADDR9
-address_a[9] => ram_block1a86.PORTAADDR9
-address_a[9] => ram_block1a87.PORTAADDR9
-address_a[9] => ram_block1a88.PORTAADDR9
-address_a[9] => ram_block1a89.PORTAADDR9
-address_a[9] => ram_block1a90.PORTAADDR9
-address_a[9] => ram_block1a91.PORTAADDR9
-address_a[9] => ram_block1a92.PORTAADDR9
-address_a[9] => ram_block1a93.PORTAADDR9
-address_a[9] => ram_block1a94.PORTAADDR9
-address_a[9] => ram_block1a95.PORTAADDR9
-address_a[9] => ram_block1a96.PORTAADDR9
-address_a[9] => ram_block1a97.PORTAADDR9
-address_a[9] => ram_block1a98.PORTAADDR9
-address_a[9] => ram_block1a99.PORTAADDR9
-address_a[9] => ram_block1a100.PORTAADDR9
-address_a[9] => ram_block1a101.PORTAADDR9
-address_a[9] => ram_block1a102.PORTAADDR9
-address_a[9] => ram_block1a103.PORTAADDR9
-address_a[9] => ram_block1a104.PORTAADDR9
-address_a[9] => ram_block1a105.PORTAADDR9
-address_a[9] => ram_block1a106.PORTAADDR9
-address_a[9] => ram_block1a107.PORTAADDR9
-address_a[9] => ram_block1a108.PORTAADDR9
-address_a[9] => ram_block1a109.PORTAADDR9
-address_a[9] => ram_block1a110.PORTAADDR9
-address_a[9] => ram_block1a111.PORTAADDR9
-address_a[9] => ram_block1a112.PORTAADDR9
-address_a[9] => ram_block1a113.PORTAADDR9
-address_a[9] => ram_block1a114.PORTAADDR9
-address_a[9] => ram_block1a115.PORTAADDR9
-address_a[9] => ram_block1a116.PORTAADDR9
-address_a[9] => ram_block1a117.PORTAADDR9
-address_a[9] => ram_block1a118.PORTAADDR9
-address_a[9] => ram_block1a119.PORTAADDR9
-address_a[9] => ram_block1a120.PORTAADDR9
-address_a[9] => ram_block1a121.PORTAADDR9
-address_a[9] => ram_block1a122.PORTAADDR9
-address_a[9] => ram_block1a123.PORTAADDR9
-address_a[9] => ram_block1a124.PORTAADDR9
-address_a[9] => ram_block1a125.PORTAADDR9
-address_a[9] => ram_block1a126.PORTAADDR9
-address_a[9] => ram_block1a127.PORTAADDR9
-address_a[9] => ram_block1a128.PORTAADDR9
-address_a[9] => ram_block1a129.PORTAADDR9
-address_a[9] => ram_block1a130.PORTAADDR9
-address_a[9] => ram_block1a131.PORTAADDR9
-address_a[9] => ram_block1a132.PORTAADDR9
-address_a[9] => ram_block1a133.PORTAADDR9
-address_a[9] => ram_block1a134.PORTAADDR9
-address_a[9] => ram_block1a135.PORTAADDR9
-address_a[9] => ram_block1a136.PORTAADDR9
-address_a[9] => ram_block1a137.PORTAADDR9
-address_a[9] => ram_block1a138.PORTAADDR9
-address_a[9] => ram_block1a139.PORTAADDR9
-address_a[9] => ram_block1a140.PORTAADDR9
-address_a[9] => ram_block1a141.PORTAADDR9
-address_a[9] => ram_block1a142.PORTAADDR9
-address_a[9] => ram_block1a143.PORTAADDR9
-address_a[9] => ram_block1a144.PORTAADDR9
-address_a[9] => ram_block1a145.PORTAADDR9
-address_a[9] => ram_block1a146.PORTAADDR9
-address_a[9] => ram_block1a147.PORTAADDR9
-address_a[9] => ram_block1a148.PORTAADDR9
-address_a[9] => ram_block1a149.PORTAADDR9
-address_a[9] => ram_block1a150.PORTAADDR9
-address_a[9] => ram_block1a151.PORTAADDR9
-address_a[9] => ram_block1a152.PORTAADDR9
-address_a[9] => ram_block1a153.PORTAADDR9
-address_a[9] => ram_block1a154.PORTAADDR9
-address_a[9] => ram_block1a155.PORTAADDR9
-address_a[9] => ram_block1a156.PORTAADDR9
-address_a[9] => ram_block1a157.PORTAADDR9
-address_a[9] => ram_block1a158.PORTAADDR9
-address_a[9] => ram_block1a159.PORTAADDR9
-address_a[9] => ram_block1a160.PORTAADDR9
-address_a[9] => ram_block1a161.PORTAADDR9
-address_a[9] => ram_block1a162.PORTAADDR9
-address_a[9] => ram_block1a163.PORTAADDR9
-address_a[9] => ram_block1a164.PORTAADDR9
-address_a[9] => ram_block1a165.PORTAADDR9
-address_a[9] => ram_block1a166.PORTAADDR9
-address_a[9] => ram_block1a167.PORTAADDR9
-address_a[9] => ram_block1a168.PORTAADDR9
-address_a[9] => ram_block1a169.PORTAADDR9
-address_a[9] => ram_block1a170.PORTAADDR9
-address_a[9] => ram_block1a171.PORTAADDR9
-address_a[9] => ram_block1a172.PORTAADDR9
-address_a[9] => ram_block1a173.PORTAADDR9
-address_a[9] => ram_block1a174.PORTAADDR9
-address_a[9] => ram_block1a175.PORTAADDR9
-address_a[9] => ram_block1a176.PORTAADDR9
-address_a[9] => ram_block1a177.PORTAADDR9
-address_a[9] => ram_block1a178.PORTAADDR9
-address_a[9] => ram_block1a179.PORTAADDR9
-address_a[9] => ram_block1a180.PORTAADDR9
-address_a[9] => ram_block1a181.PORTAADDR9
-address_a[9] => ram_block1a182.PORTAADDR9
-address_a[9] => ram_block1a183.PORTAADDR9
-address_a[9] => ram_block1a184.PORTAADDR9
-address_a[9] => ram_block1a185.PORTAADDR9
-address_a[9] => ram_block1a186.PORTAADDR9
-address_a[9] => ram_block1a187.PORTAADDR9
-address_a[9] => ram_block1a188.PORTAADDR9
-address_a[9] => ram_block1a189.PORTAADDR9
-address_a[9] => ram_block1a190.PORTAADDR9
-address_a[9] => ram_block1a191.PORTAADDR9
-address_a[9] => ram_block1a192.PORTAADDR9
-address_a[9] => ram_block1a193.PORTAADDR9
-address_a[9] => ram_block1a194.PORTAADDR9
-address_a[9] => ram_block1a195.PORTAADDR9
-address_a[9] => ram_block1a196.PORTAADDR9
-address_a[9] => ram_block1a197.PORTAADDR9
-address_a[9] => ram_block1a198.PORTAADDR9
-address_a[9] => ram_block1a199.PORTAADDR9
-address_a[9] => ram_block1a200.PORTAADDR9
-address_a[9] => ram_block1a201.PORTAADDR9
-address_a[9] => ram_block1a202.PORTAADDR9
-address_a[9] => ram_block1a203.PORTAADDR9
-address_a[9] => ram_block1a204.PORTAADDR9
-address_a[9] => ram_block1a205.PORTAADDR9
-address_a[9] => ram_block1a206.PORTAADDR9
-address_a[9] => ram_block1a207.PORTAADDR9
-address_a[9] => ram_block1a208.PORTAADDR9
-address_a[9] => ram_block1a209.PORTAADDR9
-address_a[9] => ram_block1a210.PORTAADDR9
-address_a[9] => ram_block1a211.PORTAADDR9
-address_a[9] => ram_block1a212.PORTAADDR9
-address_a[9] => ram_block1a213.PORTAADDR9
-address_a[9] => ram_block1a214.PORTAADDR9
-address_a[9] => ram_block1a215.PORTAADDR9
-address_a[9] => ram_block1a216.PORTAADDR9
-address_a[9] => ram_block1a217.PORTAADDR9
-address_a[9] => ram_block1a218.PORTAADDR9
-address_a[9] => ram_block1a219.PORTAADDR9
-address_a[9] => ram_block1a220.PORTAADDR9
-address_a[9] => ram_block1a221.PORTAADDR9
-address_a[9] => ram_block1a222.PORTAADDR9
-address_a[9] => ram_block1a223.PORTAADDR9
-address_a[10] => ram_block1a0.PORTAADDR10
-address_a[10] => ram_block1a1.PORTAADDR10
-address_a[10] => ram_block1a2.PORTAADDR10
-address_a[10] => ram_block1a3.PORTAADDR10
-address_a[10] => ram_block1a4.PORTAADDR10
-address_a[10] => ram_block1a5.PORTAADDR10
-address_a[10] => ram_block1a6.PORTAADDR10
-address_a[10] => ram_block1a7.PORTAADDR10
-address_a[10] => ram_block1a8.PORTAADDR10
-address_a[10] => ram_block1a9.PORTAADDR10
-address_a[10] => ram_block1a10.PORTAADDR10
-address_a[10] => ram_block1a11.PORTAADDR10
-address_a[10] => ram_block1a12.PORTAADDR10
-address_a[10] => ram_block1a13.PORTAADDR10
-address_a[10] => ram_block1a14.PORTAADDR10
-address_a[10] => ram_block1a15.PORTAADDR10
-address_a[10] => ram_block1a16.PORTAADDR10
-address_a[10] => ram_block1a17.PORTAADDR10
-address_a[10] => ram_block1a18.PORTAADDR10
-address_a[10] => ram_block1a19.PORTAADDR10
-address_a[10] => ram_block1a20.PORTAADDR10
-address_a[10] => ram_block1a21.PORTAADDR10
-address_a[10] => ram_block1a22.PORTAADDR10
-address_a[10] => ram_block1a23.PORTAADDR10
-address_a[10] => ram_block1a24.PORTAADDR10
-address_a[10] => ram_block1a25.PORTAADDR10
-address_a[10] => ram_block1a26.PORTAADDR10
-address_a[10] => ram_block1a27.PORTAADDR10
-address_a[10] => ram_block1a28.PORTAADDR10
-address_a[10] => ram_block1a29.PORTAADDR10
-address_a[10] => ram_block1a30.PORTAADDR10
-address_a[10] => ram_block1a31.PORTAADDR10
-address_a[10] => ram_block1a32.PORTAADDR10
-address_a[10] => ram_block1a33.PORTAADDR10
-address_a[10] => ram_block1a34.PORTAADDR10
-address_a[10] => ram_block1a35.PORTAADDR10
-address_a[10] => ram_block1a36.PORTAADDR10
-address_a[10] => ram_block1a37.PORTAADDR10
-address_a[10] => ram_block1a38.PORTAADDR10
-address_a[10] => ram_block1a39.PORTAADDR10
-address_a[10] => ram_block1a40.PORTAADDR10
-address_a[10] => ram_block1a41.PORTAADDR10
-address_a[10] => ram_block1a42.PORTAADDR10
-address_a[10] => ram_block1a43.PORTAADDR10
-address_a[10] => ram_block1a44.PORTAADDR10
-address_a[10] => ram_block1a45.PORTAADDR10
-address_a[10] => ram_block1a46.PORTAADDR10
-address_a[10] => ram_block1a47.PORTAADDR10
-address_a[10] => ram_block1a48.PORTAADDR10
-address_a[10] => ram_block1a49.PORTAADDR10
-address_a[10] => ram_block1a50.PORTAADDR10
-address_a[10] => ram_block1a51.PORTAADDR10
-address_a[10] => ram_block1a52.PORTAADDR10
-address_a[10] => ram_block1a53.PORTAADDR10
-address_a[10] => ram_block1a54.PORTAADDR10
-address_a[10] => ram_block1a55.PORTAADDR10
-address_a[10] => ram_block1a56.PORTAADDR10
-address_a[10] => ram_block1a57.PORTAADDR10
-address_a[10] => ram_block1a58.PORTAADDR10
-address_a[10] => ram_block1a59.PORTAADDR10
-address_a[10] => ram_block1a60.PORTAADDR10
-address_a[10] => ram_block1a61.PORTAADDR10
-address_a[10] => ram_block1a62.PORTAADDR10
-address_a[10] => ram_block1a63.PORTAADDR10
-address_a[10] => ram_block1a64.PORTAADDR10
-address_a[10] => ram_block1a65.PORTAADDR10
-address_a[10] => ram_block1a66.PORTAADDR10
-address_a[10] => ram_block1a67.PORTAADDR10
-address_a[10] => ram_block1a68.PORTAADDR10
-address_a[10] => ram_block1a69.PORTAADDR10
-address_a[10] => ram_block1a70.PORTAADDR10
-address_a[10] => ram_block1a71.PORTAADDR10
-address_a[10] => ram_block1a72.PORTAADDR10
-address_a[10] => ram_block1a73.PORTAADDR10
-address_a[10] => ram_block1a74.PORTAADDR10
-address_a[10] => ram_block1a75.PORTAADDR10
-address_a[10] => ram_block1a76.PORTAADDR10
-address_a[10] => ram_block1a77.PORTAADDR10
-address_a[10] => ram_block1a78.PORTAADDR10
-address_a[10] => ram_block1a79.PORTAADDR10
-address_a[10] => ram_block1a80.PORTAADDR10
-address_a[10] => ram_block1a81.PORTAADDR10
-address_a[10] => ram_block1a82.PORTAADDR10
-address_a[10] => ram_block1a83.PORTAADDR10
-address_a[10] => ram_block1a84.PORTAADDR10
-address_a[10] => ram_block1a85.PORTAADDR10
-address_a[10] => ram_block1a86.PORTAADDR10
-address_a[10] => ram_block1a87.PORTAADDR10
-address_a[10] => ram_block1a88.PORTAADDR10
-address_a[10] => ram_block1a89.PORTAADDR10
-address_a[10] => ram_block1a90.PORTAADDR10
-address_a[10] => ram_block1a91.PORTAADDR10
-address_a[10] => ram_block1a92.PORTAADDR10
-address_a[10] => ram_block1a93.PORTAADDR10
-address_a[10] => ram_block1a94.PORTAADDR10
-address_a[10] => ram_block1a95.PORTAADDR10
-address_a[10] => ram_block1a96.PORTAADDR10
-address_a[10] => ram_block1a97.PORTAADDR10
-address_a[10] => ram_block1a98.PORTAADDR10
-address_a[10] => ram_block1a99.PORTAADDR10
-address_a[10] => ram_block1a100.PORTAADDR10
-address_a[10] => ram_block1a101.PORTAADDR10
-address_a[10] => ram_block1a102.PORTAADDR10
-address_a[10] => ram_block1a103.PORTAADDR10
-address_a[10] => ram_block1a104.PORTAADDR10
-address_a[10] => ram_block1a105.PORTAADDR10
-address_a[10] => ram_block1a106.PORTAADDR10
-address_a[10] => ram_block1a107.PORTAADDR10
-address_a[10] => ram_block1a108.PORTAADDR10
-address_a[10] => ram_block1a109.PORTAADDR10
-address_a[10] => ram_block1a110.PORTAADDR10
-address_a[10] => ram_block1a111.PORTAADDR10
-address_a[10] => ram_block1a112.PORTAADDR10
-address_a[10] => ram_block1a113.PORTAADDR10
-address_a[10] => ram_block1a114.PORTAADDR10
-address_a[10] => ram_block1a115.PORTAADDR10
-address_a[10] => ram_block1a116.PORTAADDR10
-address_a[10] => ram_block1a117.PORTAADDR10
-address_a[10] => ram_block1a118.PORTAADDR10
-address_a[10] => ram_block1a119.PORTAADDR10
-address_a[10] => ram_block1a120.PORTAADDR10
-address_a[10] => ram_block1a121.PORTAADDR10
-address_a[10] => ram_block1a122.PORTAADDR10
-address_a[10] => ram_block1a123.PORTAADDR10
-address_a[10] => ram_block1a124.PORTAADDR10
-address_a[10] => ram_block1a125.PORTAADDR10
-address_a[10] => ram_block1a126.PORTAADDR10
-address_a[10] => ram_block1a127.PORTAADDR10
-address_a[10] => ram_block1a128.PORTAADDR10
-address_a[10] => ram_block1a129.PORTAADDR10
-address_a[10] => ram_block1a130.PORTAADDR10
-address_a[10] => ram_block1a131.PORTAADDR10
-address_a[10] => ram_block1a132.PORTAADDR10
-address_a[10] => ram_block1a133.PORTAADDR10
-address_a[10] => ram_block1a134.PORTAADDR10
-address_a[10] => ram_block1a135.PORTAADDR10
-address_a[10] => ram_block1a136.PORTAADDR10
-address_a[10] => ram_block1a137.PORTAADDR10
-address_a[10] => ram_block1a138.PORTAADDR10
-address_a[10] => ram_block1a139.PORTAADDR10
-address_a[10] => ram_block1a140.PORTAADDR10
-address_a[10] => ram_block1a141.PORTAADDR10
-address_a[10] => ram_block1a142.PORTAADDR10
-address_a[10] => ram_block1a143.PORTAADDR10
-address_a[10] => ram_block1a144.PORTAADDR10
-address_a[10] => ram_block1a145.PORTAADDR10
-address_a[10] => ram_block1a146.PORTAADDR10
-address_a[10] => ram_block1a147.PORTAADDR10
-address_a[10] => ram_block1a148.PORTAADDR10
-address_a[10] => ram_block1a149.PORTAADDR10
-address_a[10] => ram_block1a150.PORTAADDR10
-address_a[10] => ram_block1a151.PORTAADDR10
-address_a[10] => ram_block1a152.PORTAADDR10
-address_a[10] => ram_block1a153.PORTAADDR10
-address_a[10] => ram_block1a154.PORTAADDR10
-address_a[10] => ram_block1a155.PORTAADDR10
-address_a[10] => ram_block1a156.PORTAADDR10
-address_a[10] => ram_block1a157.PORTAADDR10
-address_a[10] => ram_block1a158.PORTAADDR10
-address_a[10] => ram_block1a159.PORTAADDR10
-address_a[10] => ram_block1a160.PORTAADDR10
-address_a[10] => ram_block1a161.PORTAADDR10
-address_a[10] => ram_block1a162.PORTAADDR10
-address_a[10] => ram_block1a163.PORTAADDR10
-address_a[10] => ram_block1a164.PORTAADDR10
-address_a[10] => ram_block1a165.PORTAADDR10
-address_a[10] => ram_block1a166.PORTAADDR10
-address_a[10] => ram_block1a167.PORTAADDR10
-address_a[10] => ram_block1a168.PORTAADDR10
-address_a[10] => ram_block1a169.PORTAADDR10
-address_a[10] => ram_block1a170.PORTAADDR10
-address_a[10] => ram_block1a171.PORTAADDR10
-address_a[10] => ram_block1a172.PORTAADDR10
-address_a[10] => ram_block1a173.PORTAADDR10
-address_a[10] => ram_block1a174.PORTAADDR10
-address_a[10] => ram_block1a175.PORTAADDR10
-address_a[10] => ram_block1a176.PORTAADDR10
-address_a[10] => ram_block1a177.PORTAADDR10
-address_a[10] => ram_block1a178.PORTAADDR10
-address_a[10] => ram_block1a179.PORTAADDR10
-address_a[10] => ram_block1a180.PORTAADDR10
-address_a[10] => ram_block1a181.PORTAADDR10
-address_a[10] => ram_block1a182.PORTAADDR10
-address_a[10] => ram_block1a183.PORTAADDR10
-address_a[10] => ram_block1a184.PORTAADDR10
-address_a[10] => ram_block1a185.PORTAADDR10
-address_a[10] => ram_block1a186.PORTAADDR10
-address_a[10] => ram_block1a187.PORTAADDR10
-address_a[10] => ram_block1a188.PORTAADDR10
-address_a[10] => ram_block1a189.PORTAADDR10
-address_a[10] => ram_block1a190.PORTAADDR10
-address_a[10] => ram_block1a191.PORTAADDR10
-address_a[10] => ram_block1a192.PORTAADDR10
-address_a[10] => ram_block1a193.PORTAADDR10
-address_a[10] => ram_block1a194.PORTAADDR10
-address_a[10] => ram_block1a195.PORTAADDR10
-address_a[10] => ram_block1a196.PORTAADDR10
-address_a[10] => ram_block1a197.PORTAADDR10
-address_a[10] => ram_block1a198.PORTAADDR10
-address_a[10] => ram_block1a199.PORTAADDR10
-address_a[10] => ram_block1a200.PORTAADDR10
-address_a[10] => ram_block1a201.PORTAADDR10
-address_a[10] => ram_block1a202.PORTAADDR10
-address_a[10] => ram_block1a203.PORTAADDR10
-address_a[10] => ram_block1a204.PORTAADDR10
-address_a[10] => ram_block1a205.PORTAADDR10
-address_a[10] => ram_block1a206.PORTAADDR10
-address_a[10] => ram_block1a207.PORTAADDR10
-address_a[10] => ram_block1a208.PORTAADDR10
-address_a[10] => ram_block1a209.PORTAADDR10
-address_a[10] => ram_block1a210.PORTAADDR10
-address_a[10] => ram_block1a211.PORTAADDR10
-address_a[10] => ram_block1a212.PORTAADDR10
-address_a[10] => ram_block1a213.PORTAADDR10
-address_a[10] => ram_block1a214.PORTAADDR10
-address_a[10] => ram_block1a215.PORTAADDR10
-address_a[10] => ram_block1a216.PORTAADDR10
-address_a[10] => ram_block1a217.PORTAADDR10
-address_a[10] => ram_block1a218.PORTAADDR10
-address_a[10] => ram_block1a219.PORTAADDR10
-address_a[10] => ram_block1a220.PORTAADDR10
-address_a[10] => ram_block1a221.PORTAADDR10
-address_a[10] => ram_block1a222.PORTAADDR10
-address_a[10] => ram_block1a223.PORTAADDR10
-address_a[11] => ram_block1a0.PORTAADDR11
-address_a[11] => ram_block1a1.PORTAADDR11
-address_a[11] => ram_block1a2.PORTAADDR11
-address_a[11] => ram_block1a3.PORTAADDR11
-address_a[11] => ram_block1a4.PORTAADDR11
-address_a[11] => ram_block1a5.PORTAADDR11
-address_a[11] => ram_block1a6.PORTAADDR11
-address_a[11] => ram_block1a7.PORTAADDR11
-address_a[11] => ram_block1a8.PORTAADDR11
-address_a[11] => ram_block1a9.PORTAADDR11
-address_a[11] => ram_block1a10.PORTAADDR11
-address_a[11] => ram_block1a11.PORTAADDR11
-address_a[11] => ram_block1a12.PORTAADDR11
-address_a[11] => ram_block1a13.PORTAADDR11
-address_a[11] => ram_block1a14.PORTAADDR11
-address_a[11] => ram_block1a15.PORTAADDR11
-address_a[11] => ram_block1a16.PORTAADDR11
-address_a[11] => ram_block1a17.PORTAADDR11
-address_a[11] => ram_block1a18.PORTAADDR11
-address_a[11] => ram_block1a19.PORTAADDR11
-address_a[11] => ram_block1a20.PORTAADDR11
-address_a[11] => ram_block1a21.PORTAADDR11
-address_a[11] => ram_block1a22.PORTAADDR11
-address_a[11] => ram_block1a23.PORTAADDR11
-address_a[11] => ram_block1a24.PORTAADDR11
-address_a[11] => ram_block1a25.PORTAADDR11
-address_a[11] => ram_block1a26.PORTAADDR11
-address_a[11] => ram_block1a27.PORTAADDR11
-address_a[11] => ram_block1a28.PORTAADDR11
-address_a[11] => ram_block1a29.PORTAADDR11
-address_a[11] => ram_block1a30.PORTAADDR11
-address_a[11] => ram_block1a31.PORTAADDR11
-address_a[11] => ram_block1a32.PORTAADDR11
-address_a[11] => ram_block1a33.PORTAADDR11
-address_a[11] => ram_block1a34.PORTAADDR11
-address_a[11] => ram_block1a35.PORTAADDR11
-address_a[11] => ram_block1a36.PORTAADDR11
-address_a[11] => ram_block1a37.PORTAADDR11
-address_a[11] => ram_block1a38.PORTAADDR11
-address_a[11] => ram_block1a39.PORTAADDR11
-address_a[11] => ram_block1a40.PORTAADDR11
-address_a[11] => ram_block1a41.PORTAADDR11
-address_a[11] => ram_block1a42.PORTAADDR11
-address_a[11] => ram_block1a43.PORTAADDR11
-address_a[11] => ram_block1a44.PORTAADDR11
-address_a[11] => ram_block1a45.PORTAADDR11
-address_a[11] => ram_block1a46.PORTAADDR11
-address_a[11] => ram_block1a47.PORTAADDR11
-address_a[11] => ram_block1a48.PORTAADDR11
-address_a[11] => ram_block1a49.PORTAADDR11
-address_a[11] => ram_block1a50.PORTAADDR11
-address_a[11] => ram_block1a51.PORTAADDR11
-address_a[11] => ram_block1a52.PORTAADDR11
-address_a[11] => ram_block1a53.PORTAADDR11
-address_a[11] => ram_block1a54.PORTAADDR11
-address_a[11] => ram_block1a55.PORTAADDR11
-address_a[11] => ram_block1a56.PORTAADDR11
-address_a[11] => ram_block1a57.PORTAADDR11
-address_a[11] => ram_block1a58.PORTAADDR11
-address_a[11] => ram_block1a59.PORTAADDR11
-address_a[11] => ram_block1a60.PORTAADDR11
-address_a[11] => ram_block1a61.PORTAADDR11
-address_a[11] => ram_block1a62.PORTAADDR11
-address_a[11] => ram_block1a63.PORTAADDR11
-address_a[11] => ram_block1a64.PORTAADDR11
-address_a[11] => ram_block1a65.PORTAADDR11
-address_a[11] => ram_block1a66.PORTAADDR11
-address_a[11] => ram_block1a67.PORTAADDR11
-address_a[11] => ram_block1a68.PORTAADDR11
-address_a[11] => ram_block1a69.PORTAADDR11
-address_a[11] => ram_block1a70.PORTAADDR11
-address_a[11] => ram_block1a71.PORTAADDR11
-address_a[11] => ram_block1a72.PORTAADDR11
-address_a[11] => ram_block1a73.PORTAADDR11
-address_a[11] => ram_block1a74.PORTAADDR11
-address_a[11] => ram_block1a75.PORTAADDR11
-address_a[11] => ram_block1a76.PORTAADDR11
-address_a[11] => ram_block1a77.PORTAADDR11
-address_a[11] => ram_block1a78.PORTAADDR11
-address_a[11] => ram_block1a79.PORTAADDR11
-address_a[11] => ram_block1a80.PORTAADDR11
-address_a[11] => ram_block1a81.PORTAADDR11
-address_a[11] => ram_block1a82.PORTAADDR11
-address_a[11] => ram_block1a83.PORTAADDR11
-address_a[11] => ram_block1a84.PORTAADDR11
-address_a[11] => ram_block1a85.PORTAADDR11
-address_a[11] => ram_block1a86.PORTAADDR11
-address_a[11] => ram_block1a87.PORTAADDR11
-address_a[11] => ram_block1a88.PORTAADDR11
-address_a[11] => ram_block1a89.PORTAADDR11
-address_a[11] => ram_block1a90.PORTAADDR11
-address_a[11] => ram_block1a91.PORTAADDR11
-address_a[11] => ram_block1a92.PORTAADDR11
-address_a[11] => ram_block1a93.PORTAADDR11
-address_a[11] => ram_block1a94.PORTAADDR11
-address_a[11] => ram_block1a95.PORTAADDR11
-address_a[11] => ram_block1a96.PORTAADDR11
-address_a[11] => ram_block1a97.PORTAADDR11
-address_a[11] => ram_block1a98.PORTAADDR11
-address_a[11] => ram_block1a99.PORTAADDR11
-address_a[11] => ram_block1a100.PORTAADDR11
-address_a[11] => ram_block1a101.PORTAADDR11
-address_a[11] => ram_block1a102.PORTAADDR11
-address_a[11] => ram_block1a103.PORTAADDR11
-address_a[11] => ram_block1a104.PORTAADDR11
-address_a[11] => ram_block1a105.PORTAADDR11
-address_a[11] => ram_block1a106.PORTAADDR11
-address_a[11] => ram_block1a107.PORTAADDR11
-address_a[11] => ram_block1a108.PORTAADDR11
-address_a[11] => ram_block1a109.PORTAADDR11
-address_a[11] => ram_block1a110.PORTAADDR11
-address_a[11] => ram_block1a111.PORTAADDR11
-address_a[11] => ram_block1a112.PORTAADDR11
-address_a[11] => ram_block1a113.PORTAADDR11
-address_a[11] => ram_block1a114.PORTAADDR11
-address_a[11] => ram_block1a115.PORTAADDR11
-address_a[11] => ram_block1a116.PORTAADDR11
-address_a[11] => ram_block1a117.PORTAADDR11
-address_a[11] => ram_block1a118.PORTAADDR11
-address_a[11] => ram_block1a119.PORTAADDR11
-address_a[11] => ram_block1a120.PORTAADDR11
-address_a[11] => ram_block1a121.PORTAADDR11
-address_a[11] => ram_block1a122.PORTAADDR11
-address_a[11] => ram_block1a123.PORTAADDR11
-address_a[11] => ram_block1a124.PORTAADDR11
-address_a[11] => ram_block1a125.PORTAADDR11
-address_a[11] => ram_block1a126.PORTAADDR11
-address_a[11] => ram_block1a127.PORTAADDR11
-address_a[11] => ram_block1a128.PORTAADDR11
-address_a[11] => ram_block1a129.PORTAADDR11
-address_a[11] => ram_block1a130.PORTAADDR11
-address_a[11] => ram_block1a131.PORTAADDR11
-address_a[11] => ram_block1a132.PORTAADDR11
-address_a[11] => ram_block1a133.PORTAADDR11
-address_a[11] => ram_block1a134.PORTAADDR11
-address_a[11] => ram_block1a135.PORTAADDR11
-address_a[11] => ram_block1a136.PORTAADDR11
-address_a[11] => ram_block1a137.PORTAADDR11
-address_a[11] => ram_block1a138.PORTAADDR11
-address_a[11] => ram_block1a139.PORTAADDR11
-address_a[11] => ram_block1a140.PORTAADDR11
-address_a[11] => ram_block1a141.PORTAADDR11
-address_a[11] => ram_block1a142.PORTAADDR11
-address_a[11] => ram_block1a143.PORTAADDR11
-address_a[11] => ram_block1a144.PORTAADDR11
-address_a[11] => ram_block1a145.PORTAADDR11
-address_a[11] => ram_block1a146.PORTAADDR11
-address_a[11] => ram_block1a147.PORTAADDR11
-address_a[11] => ram_block1a148.PORTAADDR11
-address_a[11] => ram_block1a149.PORTAADDR11
-address_a[11] => ram_block1a150.PORTAADDR11
-address_a[11] => ram_block1a151.PORTAADDR11
-address_a[11] => ram_block1a152.PORTAADDR11
-address_a[11] => ram_block1a153.PORTAADDR11
-address_a[11] => ram_block1a154.PORTAADDR11
-address_a[11] => ram_block1a155.PORTAADDR11
-address_a[11] => ram_block1a156.PORTAADDR11
-address_a[11] => ram_block1a157.PORTAADDR11
-address_a[11] => ram_block1a158.PORTAADDR11
-address_a[11] => ram_block1a159.PORTAADDR11
-address_a[11] => ram_block1a160.PORTAADDR11
-address_a[11] => ram_block1a161.PORTAADDR11
-address_a[11] => ram_block1a162.PORTAADDR11
-address_a[11] => ram_block1a163.PORTAADDR11
-address_a[11] => ram_block1a164.PORTAADDR11
-address_a[11] => ram_block1a165.PORTAADDR11
-address_a[11] => ram_block1a166.PORTAADDR11
-address_a[11] => ram_block1a167.PORTAADDR11
-address_a[11] => ram_block1a168.PORTAADDR11
-address_a[11] => ram_block1a169.PORTAADDR11
-address_a[11] => ram_block1a170.PORTAADDR11
-address_a[11] => ram_block1a171.PORTAADDR11
-address_a[11] => ram_block1a172.PORTAADDR11
-address_a[11] => ram_block1a173.PORTAADDR11
-address_a[11] => ram_block1a174.PORTAADDR11
-address_a[11] => ram_block1a175.PORTAADDR11
-address_a[11] => ram_block1a176.PORTAADDR11
-address_a[11] => ram_block1a177.PORTAADDR11
-address_a[11] => ram_block1a178.PORTAADDR11
-address_a[11] => ram_block1a179.PORTAADDR11
-address_a[11] => ram_block1a180.PORTAADDR11
-address_a[11] => ram_block1a181.PORTAADDR11
-address_a[11] => ram_block1a182.PORTAADDR11
-address_a[11] => ram_block1a183.PORTAADDR11
-address_a[11] => ram_block1a184.PORTAADDR11
-address_a[11] => ram_block1a185.PORTAADDR11
-address_a[11] => ram_block1a186.PORTAADDR11
-address_a[11] => ram_block1a187.PORTAADDR11
-address_a[11] => ram_block1a188.PORTAADDR11
-address_a[11] => ram_block1a189.PORTAADDR11
-address_a[11] => ram_block1a190.PORTAADDR11
-address_a[11] => ram_block1a191.PORTAADDR11
-address_a[12] => ram_block1a0.PORTAADDR12
-address_a[12] => ram_block1a1.PORTAADDR12
-address_a[12] => ram_block1a2.PORTAADDR12
-address_a[12] => ram_block1a3.PORTAADDR12
-address_a[12] => ram_block1a4.PORTAADDR12
-address_a[12] => ram_block1a5.PORTAADDR12
-address_a[12] => ram_block1a6.PORTAADDR12
-address_a[12] => ram_block1a7.PORTAADDR12
-address_a[12] => ram_block1a8.PORTAADDR12
-address_a[12] => ram_block1a9.PORTAADDR12
-address_a[12] => ram_block1a10.PORTAADDR12
-address_a[12] => ram_block1a11.PORTAADDR12
-address_a[12] => ram_block1a12.PORTAADDR12
-address_a[12] => ram_block1a13.PORTAADDR12
-address_a[12] => ram_block1a14.PORTAADDR12
-address_a[12] => ram_block1a15.PORTAADDR12
-address_a[12] => ram_block1a16.PORTAADDR12
-address_a[12] => ram_block1a17.PORTAADDR12
-address_a[12] => ram_block1a18.PORTAADDR12
-address_a[12] => ram_block1a19.PORTAADDR12
-address_a[12] => ram_block1a20.PORTAADDR12
-address_a[12] => ram_block1a21.PORTAADDR12
-address_a[12] => ram_block1a22.PORTAADDR12
-address_a[12] => ram_block1a23.PORTAADDR12
-address_a[12] => ram_block1a24.PORTAADDR12
-address_a[12] => ram_block1a25.PORTAADDR12
-address_a[12] => ram_block1a26.PORTAADDR12
-address_a[12] => ram_block1a27.PORTAADDR12
-address_a[12] => ram_block1a28.PORTAADDR12
-address_a[12] => ram_block1a29.PORTAADDR12
-address_a[12] => ram_block1a30.PORTAADDR12
-address_a[12] => ram_block1a31.PORTAADDR12
-address_a[12] => ram_block1a32.PORTAADDR12
-address_a[12] => ram_block1a33.PORTAADDR12
-address_a[12] => ram_block1a34.PORTAADDR12
-address_a[12] => ram_block1a35.PORTAADDR12
-address_a[12] => ram_block1a36.PORTAADDR12
-address_a[12] => ram_block1a37.PORTAADDR12
-address_a[12] => ram_block1a38.PORTAADDR12
-address_a[12] => ram_block1a39.PORTAADDR12
-address_a[12] => ram_block1a40.PORTAADDR12
-address_a[12] => ram_block1a41.PORTAADDR12
-address_a[12] => ram_block1a42.PORTAADDR12
-address_a[12] => ram_block1a43.PORTAADDR12
-address_a[12] => ram_block1a44.PORTAADDR12
-address_a[12] => ram_block1a45.PORTAADDR12
-address_a[12] => ram_block1a46.PORTAADDR12
-address_a[12] => ram_block1a47.PORTAADDR12
-address_a[12] => ram_block1a48.PORTAADDR12
-address_a[12] => ram_block1a49.PORTAADDR12
-address_a[12] => ram_block1a50.PORTAADDR12
-address_a[12] => ram_block1a51.PORTAADDR12
-address_a[12] => ram_block1a52.PORTAADDR12
-address_a[12] => ram_block1a53.PORTAADDR12
-address_a[12] => ram_block1a54.PORTAADDR12
-address_a[12] => ram_block1a55.PORTAADDR12
-address_a[12] => ram_block1a56.PORTAADDR12
-address_a[12] => ram_block1a57.PORTAADDR12
-address_a[12] => ram_block1a58.PORTAADDR12
-address_a[12] => ram_block1a59.PORTAADDR12
-address_a[12] => ram_block1a60.PORTAADDR12
-address_a[12] => ram_block1a61.PORTAADDR12
-address_a[12] => ram_block1a62.PORTAADDR12
-address_a[12] => ram_block1a63.PORTAADDR12
-address_a[12] => ram_block1a64.PORTAADDR12
-address_a[12] => ram_block1a65.PORTAADDR12
-address_a[12] => ram_block1a66.PORTAADDR12
-address_a[12] => ram_block1a67.PORTAADDR12
-address_a[12] => ram_block1a68.PORTAADDR12
-address_a[12] => ram_block1a69.PORTAADDR12
-address_a[12] => ram_block1a70.PORTAADDR12
-address_a[12] => ram_block1a71.PORTAADDR12
-address_a[12] => ram_block1a72.PORTAADDR12
-address_a[12] => ram_block1a73.PORTAADDR12
-address_a[12] => ram_block1a74.PORTAADDR12
-address_a[12] => ram_block1a75.PORTAADDR12
-address_a[12] => ram_block1a76.PORTAADDR12
-address_a[12] => ram_block1a77.PORTAADDR12
-address_a[12] => ram_block1a78.PORTAADDR12
-address_a[12] => ram_block1a79.PORTAADDR12
-address_a[12] => ram_block1a80.PORTAADDR12
-address_a[12] => ram_block1a81.PORTAADDR12
-address_a[12] => ram_block1a82.PORTAADDR12
-address_a[12] => ram_block1a83.PORTAADDR12
-address_a[12] => ram_block1a84.PORTAADDR12
-address_a[12] => ram_block1a85.PORTAADDR12
-address_a[12] => ram_block1a86.PORTAADDR12
-address_a[12] => ram_block1a87.PORTAADDR12
-address_a[12] => ram_block1a88.PORTAADDR12
-address_a[12] => ram_block1a89.PORTAADDR12
-address_a[12] => ram_block1a90.PORTAADDR12
-address_a[12] => ram_block1a91.PORTAADDR12
-address_a[12] => ram_block1a92.PORTAADDR12
-address_a[12] => ram_block1a93.PORTAADDR12
-address_a[12] => ram_block1a94.PORTAADDR12
-address_a[12] => ram_block1a95.PORTAADDR12
-address_a[12] => ram_block1a96.PORTAADDR12
-address_a[12] => ram_block1a97.PORTAADDR12
-address_a[12] => ram_block1a98.PORTAADDR12
-address_a[12] => ram_block1a99.PORTAADDR12
-address_a[12] => ram_block1a100.PORTAADDR12
-address_a[12] => ram_block1a101.PORTAADDR12
-address_a[12] => ram_block1a102.PORTAADDR12
-address_a[12] => ram_block1a103.PORTAADDR12
-address_a[12] => ram_block1a104.PORTAADDR12
-address_a[12] => ram_block1a105.PORTAADDR12
-address_a[12] => ram_block1a106.PORTAADDR12
-address_a[12] => ram_block1a107.PORTAADDR12
-address_a[12] => ram_block1a108.PORTAADDR12
-address_a[12] => ram_block1a109.PORTAADDR12
-address_a[12] => ram_block1a110.PORTAADDR12
-address_a[12] => ram_block1a111.PORTAADDR12
-address_a[12] => ram_block1a112.PORTAADDR12
-address_a[12] => ram_block1a113.PORTAADDR12
-address_a[12] => ram_block1a114.PORTAADDR12
-address_a[12] => ram_block1a115.PORTAADDR12
-address_a[12] => ram_block1a116.PORTAADDR12
-address_a[12] => ram_block1a117.PORTAADDR12
-address_a[12] => ram_block1a118.PORTAADDR12
-address_a[12] => ram_block1a119.PORTAADDR12
-address_a[12] => ram_block1a120.PORTAADDR12
-address_a[12] => ram_block1a121.PORTAADDR12
-address_a[12] => ram_block1a122.PORTAADDR12
-address_a[12] => ram_block1a123.PORTAADDR12
-address_a[12] => ram_block1a124.PORTAADDR12
-address_a[12] => ram_block1a125.PORTAADDR12
-address_a[12] => ram_block1a126.PORTAADDR12
-address_a[12] => ram_block1a127.PORTAADDR12
-address_a[12] => ram_block1a128.PORTAADDR12
-address_a[12] => ram_block1a129.PORTAADDR12
-address_a[12] => ram_block1a130.PORTAADDR12
-address_a[12] => ram_block1a131.PORTAADDR12
-address_a[12] => ram_block1a132.PORTAADDR12
-address_a[12] => ram_block1a133.PORTAADDR12
-address_a[12] => ram_block1a134.PORTAADDR12
-address_a[12] => ram_block1a135.PORTAADDR12
-address_a[12] => ram_block1a136.PORTAADDR12
-address_a[12] => ram_block1a137.PORTAADDR12
-address_a[12] => ram_block1a138.PORTAADDR12
-address_a[12] => ram_block1a139.PORTAADDR12
-address_a[12] => ram_block1a140.PORTAADDR12
-address_a[12] => ram_block1a141.PORTAADDR12
-address_a[12] => ram_block1a142.PORTAADDR12
-address_a[12] => ram_block1a143.PORTAADDR12
-address_a[12] => ram_block1a144.PORTAADDR12
-address_a[12] => ram_block1a145.PORTAADDR12
-address_a[12] => ram_block1a146.PORTAADDR12
-address_a[12] => ram_block1a147.PORTAADDR12
-address_a[12] => ram_block1a148.PORTAADDR12
-address_a[12] => ram_block1a149.PORTAADDR12
-address_a[12] => ram_block1a150.PORTAADDR12
-address_a[12] => ram_block1a151.PORTAADDR12
-address_a[12] => ram_block1a152.PORTAADDR12
-address_a[12] => ram_block1a153.PORTAADDR12
-address_a[12] => ram_block1a154.PORTAADDR12
-address_a[12] => ram_block1a155.PORTAADDR12
-address_a[12] => ram_block1a156.PORTAADDR12
-address_a[12] => ram_block1a157.PORTAADDR12
-address_a[12] => ram_block1a158.PORTAADDR12
-address_a[12] => ram_block1a159.PORTAADDR12
-address_a[12] => ram_block1a160.PORTAADDR12
-address_a[12] => ram_block1a161.PORTAADDR12
-address_a[12] => ram_block1a162.PORTAADDR12
-address_a[12] => ram_block1a163.PORTAADDR12
-address_a[12] => ram_block1a164.PORTAADDR12
-address_a[12] => ram_block1a165.PORTAADDR12
-address_a[12] => ram_block1a166.PORTAADDR12
-address_a[12] => ram_block1a167.PORTAADDR12
-address_a[12] => ram_block1a168.PORTAADDR12
-address_a[12] => ram_block1a169.PORTAADDR12
-address_a[12] => ram_block1a170.PORTAADDR12
-address_a[12] => ram_block1a171.PORTAADDR12
-address_a[12] => ram_block1a172.PORTAADDR12
-address_a[12] => ram_block1a173.PORTAADDR12
-address_a[12] => ram_block1a174.PORTAADDR12
-address_a[12] => ram_block1a175.PORTAADDR12
-address_a[12] => ram_block1a176.PORTAADDR12
-address_a[12] => ram_block1a177.PORTAADDR12
-address_a[12] => ram_block1a178.PORTAADDR12
-address_a[12] => ram_block1a179.PORTAADDR12
-address_a[12] => ram_block1a180.PORTAADDR12
-address_a[12] => ram_block1a181.PORTAADDR12
-address_a[12] => ram_block1a182.PORTAADDR12
-address_a[12] => ram_block1a183.PORTAADDR12
-address_a[12] => ram_block1a184.PORTAADDR12
-address_a[12] => ram_block1a185.PORTAADDR12
-address_a[12] => ram_block1a186.PORTAADDR12
-address_a[12] => ram_block1a187.PORTAADDR12
-address_a[12] => ram_block1a188.PORTAADDR12
-address_a[12] => ram_block1a189.PORTAADDR12
-address_a[12] => ram_block1a190.PORTAADDR12
-address_a[12] => ram_block1a191.PORTAADDR12
-address_a[13] => address_reg_a[0].DATAIN
-address_a[13] => decode_qsa:decode3.data[0]
-address_a[14] => address_reg_a[1].DATAIN
-address_a[14] => decode_qsa:decode3.data[1]
-address_a[15] => address_reg_a[2].DATAIN
-address_a[15] => decode_qsa:decode3.data[2]
-byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a64.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a65.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a66.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a67.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a68.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a69.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a70.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a71.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a96.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a97.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a98.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a99.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a100.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a101.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a102.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a103.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a128.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a129.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a130.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a131.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a132.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a133.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a134.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a135.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a160.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a161.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a162.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a163.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a164.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a165.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a166.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a167.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a192.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a193.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a194.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a195.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a196.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a197.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a198.PORTABYTEENAMASKS
-byteena_a[0] => ram_block1a199.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a72.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a73.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a74.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a75.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a76.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a77.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a78.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a79.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a104.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a105.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a106.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a107.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a108.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a109.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a110.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a111.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a136.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a137.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a138.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a139.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a140.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a141.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a142.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a143.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a168.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a169.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a170.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a171.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a172.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a173.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a174.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a175.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a200.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a201.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a202.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a203.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a204.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a205.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a206.PORTABYTEENAMASKS
-byteena_a[1] => ram_block1a207.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a80.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a81.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a82.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a83.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a84.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a85.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a86.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a87.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a112.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a113.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a114.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a115.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a116.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a117.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a118.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a119.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a144.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a145.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a146.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a147.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a148.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a149.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a150.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a151.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a176.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a177.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a178.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a179.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a180.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a181.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a182.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a183.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a208.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a209.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a210.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a211.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a212.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a213.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a214.PORTABYTEENAMASKS
-byteena_a[2] => ram_block1a215.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a88.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a89.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a90.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a91.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a92.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a93.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a94.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a95.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a120.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a121.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a122.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a123.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a124.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a125.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a126.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a127.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a152.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a153.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a154.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a155.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a156.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a157.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a158.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a159.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a184.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a185.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a186.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a187.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a188.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a189.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a190.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a191.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a216.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a217.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a218.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a219.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a220.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a221.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a222.PORTABYTEENAMASKS
-byteena_a[3] => ram_block1a223.PORTABYTEENAMASKS
-clock0 => ram_block1a0.CLK0
-clock0 => ram_block1a1.CLK0
-clock0 => ram_block1a2.CLK0
-clock0 => ram_block1a3.CLK0
-clock0 => ram_block1a4.CLK0
-clock0 => ram_block1a5.CLK0
-clock0 => ram_block1a6.CLK0
-clock0 => ram_block1a7.CLK0
-clock0 => ram_block1a8.CLK0
-clock0 => ram_block1a9.CLK0
-clock0 => ram_block1a10.CLK0
-clock0 => ram_block1a11.CLK0
-clock0 => ram_block1a12.CLK0
-clock0 => ram_block1a13.CLK0
-clock0 => ram_block1a14.CLK0
-clock0 => ram_block1a15.CLK0
-clock0 => ram_block1a16.CLK0
-clock0 => ram_block1a17.CLK0
-clock0 => ram_block1a18.CLK0
-clock0 => ram_block1a19.CLK0
-clock0 => ram_block1a20.CLK0
-clock0 => ram_block1a21.CLK0
-clock0 => ram_block1a22.CLK0
-clock0 => ram_block1a23.CLK0
-clock0 => ram_block1a24.CLK0
-clock0 => ram_block1a25.CLK0
-clock0 => ram_block1a26.CLK0
-clock0 => ram_block1a27.CLK0
-clock0 => ram_block1a28.CLK0
-clock0 => ram_block1a29.CLK0
-clock0 => ram_block1a30.CLK0
-clock0 => ram_block1a31.CLK0
-clock0 => ram_block1a32.CLK0
-clock0 => ram_block1a33.CLK0
-clock0 => ram_block1a34.CLK0
-clock0 => ram_block1a35.CLK0
-clock0 => ram_block1a36.CLK0
-clock0 => ram_block1a37.CLK0
-clock0 => ram_block1a38.CLK0
-clock0 => ram_block1a39.CLK0
-clock0 => ram_block1a40.CLK0
-clock0 => ram_block1a41.CLK0
-clock0 => ram_block1a42.CLK0
-clock0 => ram_block1a43.CLK0
-clock0 => ram_block1a44.CLK0
-clock0 => ram_block1a45.CLK0
-clock0 => ram_block1a46.CLK0
-clock0 => ram_block1a47.CLK0
-clock0 => ram_block1a48.CLK0
-clock0 => ram_block1a49.CLK0
-clock0 => ram_block1a50.CLK0
-clock0 => ram_block1a51.CLK0
-clock0 => ram_block1a52.CLK0
-clock0 => ram_block1a53.CLK0
-clock0 => ram_block1a54.CLK0
-clock0 => ram_block1a55.CLK0
-clock0 => ram_block1a56.CLK0
-clock0 => ram_block1a57.CLK0
-clock0 => ram_block1a58.CLK0
-clock0 => ram_block1a59.CLK0
-clock0 => ram_block1a60.CLK0
-clock0 => ram_block1a61.CLK0
-clock0 => ram_block1a62.CLK0
-clock0 => ram_block1a63.CLK0
-clock0 => ram_block1a64.CLK0
-clock0 => ram_block1a65.CLK0
-clock0 => ram_block1a66.CLK0
-clock0 => ram_block1a67.CLK0
-clock0 => ram_block1a68.CLK0
-clock0 => ram_block1a69.CLK0
-clock0 => ram_block1a70.CLK0
-clock0 => ram_block1a71.CLK0
-clock0 => ram_block1a72.CLK0
-clock0 => ram_block1a73.CLK0
-clock0 => ram_block1a74.CLK0
-clock0 => ram_block1a75.CLK0
-clock0 => ram_block1a76.CLK0
-clock0 => ram_block1a77.CLK0
-clock0 => ram_block1a78.CLK0
-clock0 => ram_block1a79.CLK0
-clock0 => ram_block1a80.CLK0
-clock0 => ram_block1a81.CLK0
-clock0 => ram_block1a82.CLK0
-clock0 => ram_block1a83.CLK0
-clock0 => ram_block1a84.CLK0
-clock0 => ram_block1a85.CLK0
-clock0 => ram_block1a86.CLK0
-clock0 => ram_block1a87.CLK0
-clock0 => ram_block1a88.CLK0
-clock0 => ram_block1a89.CLK0
-clock0 => ram_block1a90.CLK0
-clock0 => ram_block1a91.CLK0
-clock0 => ram_block1a92.CLK0
-clock0 => ram_block1a93.CLK0
-clock0 => ram_block1a94.CLK0
-clock0 => ram_block1a95.CLK0
-clock0 => ram_block1a96.CLK0
-clock0 => ram_block1a97.CLK0
-clock0 => ram_block1a98.CLK0
-clock0 => ram_block1a99.CLK0
-clock0 => ram_block1a100.CLK0
-clock0 => ram_block1a101.CLK0
-clock0 => ram_block1a102.CLK0
-clock0 => ram_block1a103.CLK0
-clock0 => ram_block1a104.CLK0
-clock0 => ram_block1a105.CLK0
-clock0 => ram_block1a106.CLK0
-clock0 => ram_block1a107.CLK0
-clock0 => ram_block1a108.CLK0
-clock0 => ram_block1a109.CLK0
-clock0 => ram_block1a110.CLK0
-clock0 => ram_block1a111.CLK0
-clock0 => ram_block1a112.CLK0
-clock0 => ram_block1a113.CLK0
-clock0 => ram_block1a114.CLK0
-clock0 => ram_block1a115.CLK0
-clock0 => ram_block1a116.CLK0
-clock0 => ram_block1a117.CLK0
-clock0 => ram_block1a118.CLK0
-clock0 => ram_block1a119.CLK0
-clock0 => ram_block1a120.CLK0
-clock0 => ram_block1a121.CLK0
-clock0 => ram_block1a122.CLK0
-clock0 => ram_block1a123.CLK0
-clock0 => ram_block1a124.CLK0
-clock0 => ram_block1a125.CLK0
-clock0 => ram_block1a126.CLK0
-clock0 => ram_block1a127.CLK0
-clock0 => ram_block1a128.CLK0
-clock0 => ram_block1a129.CLK0
-clock0 => ram_block1a130.CLK0
-clock0 => ram_block1a131.CLK0
-clock0 => ram_block1a132.CLK0
-clock0 => ram_block1a133.CLK0
-clock0 => ram_block1a134.CLK0
-clock0 => ram_block1a135.CLK0
-clock0 => ram_block1a136.CLK0
-clock0 => ram_block1a137.CLK0
-clock0 => ram_block1a138.CLK0
-clock0 => ram_block1a139.CLK0
-clock0 => ram_block1a140.CLK0
-clock0 => ram_block1a141.CLK0
-clock0 => ram_block1a142.CLK0
-clock0 => ram_block1a143.CLK0
-clock0 => ram_block1a144.CLK0
-clock0 => ram_block1a145.CLK0
-clock0 => ram_block1a146.CLK0
-clock0 => ram_block1a147.CLK0
-clock0 => ram_block1a148.CLK0
-clock0 => ram_block1a149.CLK0
-clock0 => ram_block1a150.CLK0
-clock0 => ram_block1a151.CLK0
-clock0 => ram_block1a152.CLK0
-clock0 => ram_block1a153.CLK0
-clock0 => ram_block1a154.CLK0
-clock0 => ram_block1a155.CLK0
-clock0 => ram_block1a156.CLK0
-clock0 => ram_block1a157.CLK0
-clock0 => ram_block1a158.CLK0
-clock0 => ram_block1a159.CLK0
-clock0 => ram_block1a160.CLK0
-clock0 => ram_block1a161.CLK0
-clock0 => ram_block1a162.CLK0
-clock0 => ram_block1a163.CLK0
-clock0 => ram_block1a164.CLK0
-clock0 => ram_block1a165.CLK0
-clock0 => ram_block1a166.CLK0
-clock0 => ram_block1a167.CLK0
-clock0 => ram_block1a168.CLK0
-clock0 => ram_block1a169.CLK0
-clock0 => ram_block1a170.CLK0
-clock0 => ram_block1a171.CLK0
-clock0 => ram_block1a172.CLK0
-clock0 => ram_block1a173.CLK0
-clock0 => ram_block1a174.CLK0
-clock0 => ram_block1a175.CLK0
-clock0 => ram_block1a176.CLK0
-clock0 => ram_block1a177.CLK0
-clock0 => ram_block1a178.CLK0
-clock0 => ram_block1a179.CLK0
-clock0 => ram_block1a180.CLK0
-clock0 => ram_block1a181.CLK0
-clock0 => ram_block1a182.CLK0
-clock0 => ram_block1a183.CLK0
-clock0 => ram_block1a184.CLK0
-clock0 => ram_block1a185.CLK0
-clock0 => ram_block1a186.CLK0
-clock0 => ram_block1a187.CLK0
-clock0 => ram_block1a188.CLK0
-clock0 => ram_block1a189.CLK0
-clock0 => ram_block1a190.CLK0
-clock0 => ram_block1a191.CLK0
-clock0 => ram_block1a192.CLK0
-clock0 => ram_block1a193.CLK0
-clock0 => ram_block1a194.CLK0
-clock0 => ram_block1a195.CLK0
-clock0 => ram_block1a196.CLK0
-clock0 => ram_block1a197.CLK0
-clock0 => ram_block1a198.CLK0
-clock0 => ram_block1a199.CLK0
-clock0 => ram_block1a200.CLK0
-clock0 => ram_block1a201.CLK0
-clock0 => ram_block1a202.CLK0
-clock0 => ram_block1a203.CLK0
-clock0 => ram_block1a204.CLK0
-clock0 => ram_block1a205.CLK0
-clock0 => ram_block1a206.CLK0
-clock0 => ram_block1a207.CLK0
-clock0 => ram_block1a208.CLK0
-clock0 => ram_block1a209.CLK0
-clock0 => ram_block1a210.CLK0
-clock0 => ram_block1a211.CLK0
-clock0 => ram_block1a212.CLK0
-clock0 => ram_block1a213.CLK0
-clock0 => ram_block1a214.CLK0
-clock0 => ram_block1a215.CLK0
-clock0 => ram_block1a216.CLK0
-clock0 => ram_block1a217.CLK0
-clock0 => ram_block1a218.CLK0
-clock0 => ram_block1a219.CLK0
-clock0 => ram_block1a220.CLK0
-clock0 => ram_block1a221.CLK0
-clock0 => ram_block1a222.CLK0
-clock0 => ram_block1a223.CLK0
-clock0 => address_reg_a[2].CLK
-clock0 => address_reg_a[1].CLK
-clock0 => address_reg_a[0].CLK
-clocken0 => ram_block1a0.ENA0
-clocken0 => ram_block1a1.ENA0
-clocken0 => ram_block1a2.ENA0
-clocken0 => ram_block1a3.ENA0
-clocken0 => ram_block1a4.ENA0
-clocken0 => ram_block1a5.ENA0
-clocken0 => ram_block1a6.ENA0
-clocken0 => ram_block1a7.ENA0
-clocken0 => ram_block1a8.ENA0
-clocken0 => ram_block1a9.ENA0
-clocken0 => ram_block1a10.ENA0
-clocken0 => ram_block1a11.ENA0
-clocken0 => ram_block1a12.ENA0
-clocken0 => ram_block1a13.ENA0
-clocken0 => ram_block1a14.ENA0
-clocken0 => ram_block1a15.ENA0
-clocken0 => ram_block1a16.ENA0
-clocken0 => ram_block1a17.ENA0
-clocken0 => ram_block1a18.ENA0
-clocken0 => ram_block1a19.ENA0
-clocken0 => ram_block1a20.ENA0
-clocken0 => ram_block1a21.ENA0
-clocken0 => ram_block1a22.ENA0
-clocken0 => ram_block1a23.ENA0
-clocken0 => ram_block1a24.ENA0
-clocken0 => ram_block1a25.ENA0
-clocken0 => ram_block1a26.ENA0
-clocken0 => ram_block1a27.ENA0
-clocken0 => ram_block1a28.ENA0
-clocken0 => ram_block1a29.ENA0
-clocken0 => ram_block1a30.ENA0
-clocken0 => ram_block1a31.ENA0
-clocken0 => ram_block1a32.ENA0
-clocken0 => ram_block1a33.ENA0
-clocken0 => ram_block1a34.ENA0
-clocken0 => ram_block1a35.ENA0
-clocken0 => ram_block1a36.ENA0
-clocken0 => ram_block1a37.ENA0
-clocken0 => ram_block1a38.ENA0
-clocken0 => ram_block1a39.ENA0
-clocken0 => ram_block1a40.ENA0
-clocken0 => ram_block1a41.ENA0
-clocken0 => ram_block1a42.ENA0
-clocken0 => ram_block1a43.ENA0
-clocken0 => ram_block1a44.ENA0
-clocken0 => ram_block1a45.ENA0
-clocken0 => ram_block1a46.ENA0
-clocken0 => ram_block1a47.ENA0
-clocken0 => ram_block1a48.ENA0
-clocken0 => ram_block1a49.ENA0
-clocken0 => ram_block1a50.ENA0
-clocken0 => ram_block1a51.ENA0
-clocken0 => ram_block1a52.ENA0
-clocken0 => ram_block1a53.ENA0
-clocken0 => ram_block1a54.ENA0
-clocken0 => ram_block1a55.ENA0
-clocken0 => ram_block1a56.ENA0
-clocken0 => ram_block1a57.ENA0
-clocken0 => ram_block1a58.ENA0
-clocken0 => ram_block1a59.ENA0
-clocken0 => ram_block1a60.ENA0
-clocken0 => ram_block1a61.ENA0
-clocken0 => ram_block1a62.ENA0
-clocken0 => ram_block1a63.ENA0
-clocken0 => ram_block1a64.ENA0
-clocken0 => ram_block1a65.ENA0
-clocken0 => ram_block1a66.ENA0
-clocken0 => ram_block1a67.ENA0
-clocken0 => ram_block1a68.ENA0
-clocken0 => ram_block1a69.ENA0
-clocken0 => ram_block1a70.ENA0
-clocken0 => ram_block1a71.ENA0
-clocken0 => ram_block1a72.ENA0
-clocken0 => ram_block1a73.ENA0
-clocken0 => ram_block1a74.ENA0
-clocken0 => ram_block1a75.ENA0
-clocken0 => ram_block1a76.ENA0
-clocken0 => ram_block1a77.ENA0
-clocken0 => ram_block1a78.ENA0
-clocken0 => ram_block1a79.ENA0
-clocken0 => ram_block1a80.ENA0
-clocken0 => ram_block1a81.ENA0
-clocken0 => ram_block1a82.ENA0
-clocken0 => ram_block1a83.ENA0
-clocken0 => ram_block1a84.ENA0
-clocken0 => ram_block1a85.ENA0
-clocken0 => ram_block1a86.ENA0
-clocken0 => ram_block1a87.ENA0
-clocken0 => ram_block1a88.ENA0
-clocken0 => ram_block1a89.ENA0
-clocken0 => ram_block1a90.ENA0
-clocken0 => ram_block1a91.ENA0
-clocken0 => ram_block1a92.ENA0
-clocken0 => ram_block1a93.ENA0
-clocken0 => ram_block1a94.ENA0
-clocken0 => ram_block1a95.ENA0
-clocken0 => ram_block1a96.ENA0
-clocken0 => ram_block1a97.ENA0
-clocken0 => ram_block1a98.ENA0
-clocken0 => ram_block1a99.ENA0
-clocken0 => ram_block1a100.ENA0
-clocken0 => ram_block1a101.ENA0
-clocken0 => ram_block1a102.ENA0
-clocken0 => ram_block1a103.ENA0
-clocken0 => ram_block1a104.ENA0
-clocken0 => ram_block1a105.ENA0
-clocken0 => ram_block1a106.ENA0
-clocken0 => ram_block1a107.ENA0
-clocken0 => ram_block1a108.ENA0
-clocken0 => ram_block1a109.ENA0
-clocken0 => ram_block1a110.ENA0
-clocken0 => ram_block1a111.ENA0
-clocken0 => ram_block1a112.ENA0
-clocken0 => ram_block1a113.ENA0
-clocken0 => ram_block1a114.ENA0
-clocken0 => ram_block1a115.ENA0
-clocken0 => ram_block1a116.ENA0
-clocken0 => ram_block1a117.ENA0
-clocken0 => ram_block1a118.ENA0
-clocken0 => ram_block1a119.ENA0
-clocken0 => ram_block1a120.ENA0
-clocken0 => ram_block1a121.ENA0
-clocken0 => ram_block1a122.ENA0
-clocken0 => ram_block1a123.ENA0
-clocken0 => ram_block1a124.ENA0
-clocken0 => ram_block1a125.ENA0
-clocken0 => ram_block1a126.ENA0
-clocken0 => ram_block1a127.ENA0
-clocken0 => ram_block1a128.ENA0
-clocken0 => ram_block1a129.ENA0
-clocken0 => ram_block1a130.ENA0
-clocken0 => ram_block1a131.ENA0
-clocken0 => ram_block1a132.ENA0
-clocken0 => ram_block1a133.ENA0
-clocken0 => ram_block1a134.ENA0
-clocken0 => ram_block1a135.ENA0
-clocken0 => ram_block1a136.ENA0
-clocken0 => ram_block1a137.ENA0
-clocken0 => ram_block1a138.ENA0
-clocken0 => ram_block1a139.ENA0
-clocken0 => ram_block1a140.ENA0
-clocken0 => ram_block1a141.ENA0
-clocken0 => ram_block1a142.ENA0
-clocken0 => ram_block1a143.ENA0
-clocken0 => ram_block1a144.ENA0
-clocken0 => ram_block1a145.ENA0
-clocken0 => ram_block1a146.ENA0
-clocken0 => ram_block1a147.ENA0
-clocken0 => ram_block1a148.ENA0
-clocken0 => ram_block1a149.ENA0
-clocken0 => ram_block1a150.ENA0
-clocken0 => ram_block1a151.ENA0
-clocken0 => ram_block1a152.ENA0
-clocken0 => ram_block1a153.ENA0
-clocken0 => ram_block1a154.ENA0
-clocken0 => ram_block1a155.ENA0
-clocken0 => ram_block1a156.ENA0
-clocken0 => ram_block1a157.ENA0
-clocken0 => ram_block1a158.ENA0
-clocken0 => ram_block1a159.ENA0
-clocken0 => ram_block1a160.ENA0
-clocken0 => ram_block1a161.ENA0
-clocken0 => ram_block1a162.ENA0
-clocken0 => ram_block1a163.ENA0
-clocken0 => ram_block1a164.ENA0
-clocken0 => ram_block1a165.ENA0
-clocken0 => ram_block1a166.ENA0
-clocken0 => ram_block1a167.ENA0
-clocken0 => ram_block1a168.ENA0
-clocken0 => ram_block1a169.ENA0
-clocken0 => ram_block1a170.ENA0
-clocken0 => ram_block1a171.ENA0
-clocken0 => ram_block1a172.ENA0
-clocken0 => ram_block1a173.ENA0
-clocken0 => ram_block1a174.ENA0
-clocken0 => ram_block1a175.ENA0
-clocken0 => ram_block1a176.ENA0
-clocken0 => ram_block1a177.ENA0
-clocken0 => ram_block1a178.ENA0
-clocken0 => ram_block1a179.ENA0
-clocken0 => ram_block1a180.ENA0
-clocken0 => ram_block1a181.ENA0
-clocken0 => ram_block1a182.ENA0
-clocken0 => ram_block1a183.ENA0
-clocken0 => ram_block1a184.ENA0
-clocken0 => ram_block1a185.ENA0
-clocken0 => ram_block1a186.ENA0
-clocken0 => ram_block1a187.ENA0
-clocken0 => ram_block1a188.ENA0
-clocken0 => ram_block1a189.ENA0
-clocken0 => ram_block1a190.ENA0
-clocken0 => ram_block1a191.ENA0
-clocken0 => ram_block1a192.ENA0
-clocken0 => ram_block1a193.ENA0
-clocken0 => ram_block1a194.ENA0
-clocken0 => ram_block1a195.ENA0
-clocken0 => ram_block1a196.ENA0
-clocken0 => ram_block1a197.ENA0
-clocken0 => ram_block1a198.ENA0
-clocken0 => ram_block1a199.ENA0
-clocken0 => ram_block1a200.ENA0
-clocken0 => ram_block1a201.ENA0
-clocken0 => ram_block1a202.ENA0
-clocken0 => ram_block1a203.ENA0
-clocken0 => ram_block1a204.ENA0
-clocken0 => ram_block1a205.ENA0
-clocken0 => ram_block1a206.ENA0
-clocken0 => ram_block1a207.ENA0
-clocken0 => ram_block1a208.ENA0
-clocken0 => ram_block1a209.ENA0
-clocken0 => ram_block1a210.ENA0
-clocken0 => ram_block1a211.ENA0
-clocken0 => ram_block1a212.ENA0
-clocken0 => ram_block1a213.ENA0
-clocken0 => ram_block1a214.ENA0
-clocken0 => ram_block1a215.ENA0
-clocken0 => ram_block1a216.ENA0
-clocken0 => ram_block1a217.ENA0
-clocken0 => ram_block1a218.ENA0
-clocken0 => ram_block1a219.ENA0
-clocken0 => ram_block1a220.ENA0
-clocken0 => ram_block1a221.ENA0
-clocken0 => ram_block1a222.ENA0
-clocken0 => ram_block1a223.ENA0
-clocken0 => address_reg_a[2].ENA
-clocken0 => address_reg_a[1].ENA
-clocken0 => address_reg_a[0].ENA
-data_a[0] => ram_block1a0.PORTADATAIN
-data_a[0] => ram_block1a32.PORTADATAIN
-data_a[0] => ram_block1a64.PORTADATAIN
-data_a[0] => ram_block1a96.PORTADATAIN
-data_a[0] => ram_block1a128.PORTADATAIN
-data_a[0] => ram_block1a160.PORTADATAIN
-data_a[0] => ram_block1a192.PORTADATAIN
-data_a[1] => ram_block1a1.PORTADATAIN
-data_a[1] => ram_block1a33.PORTADATAIN
-data_a[1] => ram_block1a65.PORTADATAIN
-data_a[1] => ram_block1a97.PORTADATAIN
-data_a[1] => ram_block1a129.PORTADATAIN
-data_a[1] => ram_block1a161.PORTADATAIN
-data_a[1] => ram_block1a193.PORTADATAIN
-data_a[2] => ram_block1a2.PORTADATAIN
-data_a[2] => ram_block1a34.PORTADATAIN
-data_a[2] => ram_block1a66.PORTADATAIN
-data_a[2] => ram_block1a98.PORTADATAIN
-data_a[2] => ram_block1a130.PORTADATAIN
-data_a[2] => ram_block1a162.PORTADATAIN
-data_a[2] => ram_block1a194.PORTADATAIN
-data_a[3] => ram_block1a3.PORTADATAIN
-data_a[3] => ram_block1a35.PORTADATAIN
-data_a[3] => ram_block1a67.PORTADATAIN
-data_a[3] => ram_block1a99.PORTADATAIN
-data_a[3] => ram_block1a131.PORTADATAIN
-data_a[3] => ram_block1a163.PORTADATAIN
-data_a[3] => ram_block1a195.PORTADATAIN
-data_a[4] => ram_block1a4.PORTADATAIN
-data_a[4] => ram_block1a36.PORTADATAIN
-data_a[4] => ram_block1a68.PORTADATAIN
-data_a[4] => ram_block1a100.PORTADATAIN
-data_a[4] => ram_block1a132.PORTADATAIN
-data_a[4] => ram_block1a164.PORTADATAIN
-data_a[4] => ram_block1a196.PORTADATAIN
-data_a[5] => ram_block1a5.PORTADATAIN
-data_a[5] => ram_block1a37.PORTADATAIN
-data_a[5] => ram_block1a69.PORTADATAIN
-data_a[5] => ram_block1a101.PORTADATAIN
-data_a[5] => ram_block1a133.PORTADATAIN
-data_a[5] => ram_block1a165.PORTADATAIN
-data_a[5] => ram_block1a197.PORTADATAIN
-data_a[6] => ram_block1a6.PORTADATAIN
-data_a[6] => ram_block1a38.PORTADATAIN
-data_a[6] => ram_block1a70.PORTADATAIN
-data_a[6] => ram_block1a102.PORTADATAIN
-data_a[6] => ram_block1a134.PORTADATAIN
-data_a[6] => ram_block1a166.PORTADATAIN
-data_a[6] => ram_block1a198.PORTADATAIN
-data_a[7] => ram_block1a7.PORTADATAIN
-data_a[7] => ram_block1a39.PORTADATAIN
-data_a[7] => ram_block1a71.PORTADATAIN
-data_a[7] => ram_block1a103.PORTADATAIN
-data_a[7] => ram_block1a135.PORTADATAIN
-data_a[7] => ram_block1a167.PORTADATAIN
-data_a[7] => ram_block1a199.PORTADATAIN
-data_a[8] => ram_block1a8.PORTADATAIN
-data_a[8] => ram_block1a40.PORTADATAIN
-data_a[8] => ram_block1a72.PORTADATAIN
-data_a[8] => ram_block1a104.PORTADATAIN
-data_a[8] => ram_block1a136.PORTADATAIN
-data_a[8] => ram_block1a168.PORTADATAIN
-data_a[8] => ram_block1a200.PORTADATAIN
-data_a[9] => ram_block1a9.PORTADATAIN
-data_a[9] => ram_block1a41.PORTADATAIN
-data_a[9] => ram_block1a73.PORTADATAIN
-data_a[9] => ram_block1a105.PORTADATAIN
-data_a[9] => ram_block1a137.PORTADATAIN
-data_a[9] => ram_block1a169.PORTADATAIN
-data_a[9] => ram_block1a201.PORTADATAIN
-data_a[10] => ram_block1a10.PORTADATAIN
-data_a[10] => ram_block1a42.PORTADATAIN
-data_a[10] => ram_block1a74.PORTADATAIN
-data_a[10] => ram_block1a106.PORTADATAIN
-data_a[10] => ram_block1a138.PORTADATAIN
-data_a[10] => ram_block1a170.PORTADATAIN
-data_a[10] => ram_block1a202.PORTADATAIN
-data_a[11] => ram_block1a11.PORTADATAIN
-data_a[11] => ram_block1a43.PORTADATAIN
-data_a[11] => ram_block1a75.PORTADATAIN
-data_a[11] => ram_block1a107.PORTADATAIN
-data_a[11] => ram_block1a139.PORTADATAIN
-data_a[11] => ram_block1a171.PORTADATAIN
-data_a[11] => ram_block1a203.PORTADATAIN
-data_a[12] => ram_block1a12.PORTADATAIN
-data_a[12] => ram_block1a44.PORTADATAIN
-data_a[12] => ram_block1a76.PORTADATAIN
-data_a[12] => ram_block1a108.PORTADATAIN
-data_a[12] => ram_block1a140.PORTADATAIN
-data_a[12] => ram_block1a172.PORTADATAIN
-data_a[12] => ram_block1a204.PORTADATAIN
-data_a[13] => ram_block1a13.PORTADATAIN
-data_a[13] => ram_block1a45.PORTADATAIN
-data_a[13] => ram_block1a77.PORTADATAIN
-data_a[13] => ram_block1a109.PORTADATAIN
-data_a[13] => ram_block1a141.PORTADATAIN
-data_a[13] => ram_block1a173.PORTADATAIN
-data_a[13] => ram_block1a205.PORTADATAIN
-data_a[14] => ram_block1a14.PORTADATAIN
-data_a[14] => ram_block1a46.PORTADATAIN
-data_a[14] => ram_block1a78.PORTADATAIN
-data_a[14] => ram_block1a110.PORTADATAIN
-data_a[14] => ram_block1a142.PORTADATAIN
-data_a[14] => ram_block1a174.PORTADATAIN
-data_a[14] => ram_block1a206.PORTADATAIN
-data_a[15] => ram_block1a15.PORTADATAIN
-data_a[15] => ram_block1a47.PORTADATAIN
-data_a[15] => ram_block1a79.PORTADATAIN
-data_a[15] => ram_block1a111.PORTADATAIN
-data_a[15] => ram_block1a143.PORTADATAIN
-data_a[15] => ram_block1a175.PORTADATAIN
-data_a[15] => ram_block1a207.PORTADATAIN
-data_a[16] => ram_block1a16.PORTADATAIN
-data_a[16] => ram_block1a48.PORTADATAIN
-data_a[16] => ram_block1a80.PORTADATAIN
-data_a[16] => ram_block1a112.PORTADATAIN
-data_a[16] => ram_block1a144.PORTADATAIN
-data_a[16] => ram_block1a176.PORTADATAIN
-data_a[16] => ram_block1a208.PORTADATAIN
-data_a[17] => ram_block1a17.PORTADATAIN
-data_a[17] => ram_block1a49.PORTADATAIN
-data_a[17] => ram_block1a81.PORTADATAIN
-data_a[17] => ram_block1a113.PORTADATAIN
-data_a[17] => ram_block1a145.PORTADATAIN
-data_a[17] => ram_block1a177.PORTADATAIN
-data_a[17] => ram_block1a209.PORTADATAIN
-data_a[18] => ram_block1a18.PORTADATAIN
-data_a[18] => ram_block1a50.PORTADATAIN
-data_a[18] => ram_block1a82.PORTADATAIN
-data_a[18] => ram_block1a114.PORTADATAIN
-data_a[18] => ram_block1a146.PORTADATAIN
-data_a[18] => ram_block1a178.PORTADATAIN
-data_a[18] => ram_block1a210.PORTADATAIN
-data_a[19] => ram_block1a19.PORTADATAIN
-data_a[19] => ram_block1a51.PORTADATAIN
-data_a[19] => ram_block1a83.PORTADATAIN
-data_a[19] => ram_block1a115.PORTADATAIN
-data_a[19] => ram_block1a147.PORTADATAIN
-data_a[19] => ram_block1a179.PORTADATAIN
-data_a[19] => ram_block1a211.PORTADATAIN
-data_a[20] => ram_block1a20.PORTADATAIN
-data_a[20] => ram_block1a52.PORTADATAIN
-data_a[20] => ram_block1a84.PORTADATAIN
-data_a[20] => ram_block1a116.PORTADATAIN
-data_a[20] => ram_block1a148.PORTADATAIN
-data_a[20] => ram_block1a180.PORTADATAIN
-data_a[20] => ram_block1a212.PORTADATAIN
-data_a[21] => ram_block1a21.PORTADATAIN
-data_a[21] => ram_block1a53.PORTADATAIN
-data_a[21] => ram_block1a85.PORTADATAIN
-data_a[21] => ram_block1a117.PORTADATAIN
-data_a[21] => ram_block1a149.PORTADATAIN
-data_a[21] => ram_block1a181.PORTADATAIN
-data_a[21] => ram_block1a213.PORTADATAIN
-data_a[22] => ram_block1a22.PORTADATAIN
-data_a[22] => ram_block1a54.PORTADATAIN
-data_a[22] => ram_block1a86.PORTADATAIN
-data_a[22] => ram_block1a118.PORTADATAIN
-data_a[22] => ram_block1a150.PORTADATAIN
-data_a[22] => ram_block1a182.PORTADATAIN
-data_a[22] => ram_block1a214.PORTADATAIN
-data_a[23] => ram_block1a23.PORTADATAIN
-data_a[23] => ram_block1a55.PORTADATAIN
-data_a[23] => ram_block1a87.PORTADATAIN
-data_a[23] => ram_block1a119.PORTADATAIN
-data_a[23] => ram_block1a151.PORTADATAIN
-data_a[23] => ram_block1a183.PORTADATAIN
-data_a[23] => ram_block1a215.PORTADATAIN
-data_a[24] => ram_block1a24.PORTADATAIN
-data_a[24] => ram_block1a56.PORTADATAIN
-data_a[24] => ram_block1a88.PORTADATAIN
-data_a[24] => ram_block1a120.PORTADATAIN
-data_a[24] => ram_block1a152.PORTADATAIN
-data_a[24] => ram_block1a184.PORTADATAIN
-data_a[24] => ram_block1a216.PORTADATAIN
-data_a[25] => ram_block1a25.PORTADATAIN
-data_a[25] => ram_block1a57.PORTADATAIN
-data_a[25] => ram_block1a89.PORTADATAIN
-data_a[25] => ram_block1a121.PORTADATAIN
-data_a[25] => ram_block1a153.PORTADATAIN
-data_a[25] => ram_block1a185.PORTADATAIN
-data_a[25] => ram_block1a217.PORTADATAIN
-data_a[26] => ram_block1a26.PORTADATAIN
-data_a[26] => ram_block1a58.PORTADATAIN
-data_a[26] => ram_block1a90.PORTADATAIN
-data_a[26] => ram_block1a122.PORTADATAIN
-data_a[26] => ram_block1a154.PORTADATAIN
-data_a[26] => ram_block1a186.PORTADATAIN
-data_a[26] => ram_block1a218.PORTADATAIN
-data_a[27] => ram_block1a27.PORTADATAIN
-data_a[27] => ram_block1a59.PORTADATAIN
-data_a[27] => ram_block1a91.PORTADATAIN
-data_a[27] => ram_block1a123.PORTADATAIN
-data_a[27] => ram_block1a155.PORTADATAIN
-data_a[27] => ram_block1a187.PORTADATAIN
-data_a[27] => ram_block1a219.PORTADATAIN
-data_a[28] => ram_block1a28.PORTADATAIN
-data_a[28] => ram_block1a60.PORTADATAIN
-data_a[28] => ram_block1a92.PORTADATAIN
-data_a[28] => ram_block1a124.PORTADATAIN
-data_a[28] => ram_block1a156.PORTADATAIN
-data_a[28] => ram_block1a188.PORTADATAIN
-data_a[28] => ram_block1a220.PORTADATAIN
-data_a[29] => ram_block1a29.PORTADATAIN
-data_a[29] => ram_block1a61.PORTADATAIN
-data_a[29] => ram_block1a93.PORTADATAIN
-data_a[29] => ram_block1a125.PORTADATAIN
-data_a[29] => ram_block1a157.PORTADATAIN
-data_a[29] => ram_block1a189.PORTADATAIN
-data_a[29] => ram_block1a221.PORTADATAIN
-data_a[30] => ram_block1a30.PORTADATAIN
-data_a[30] => ram_block1a62.PORTADATAIN
-data_a[30] => ram_block1a94.PORTADATAIN
-data_a[30] => ram_block1a126.PORTADATAIN
-data_a[30] => ram_block1a158.PORTADATAIN
-data_a[30] => ram_block1a190.PORTADATAIN
-data_a[30] => ram_block1a222.PORTADATAIN
-data_a[31] => ram_block1a31.PORTADATAIN
-data_a[31] => ram_block1a63.PORTADATAIN
-data_a[31] => ram_block1a95.PORTADATAIN
-data_a[31] => ram_block1a127.PORTADATAIN
-data_a[31] => ram_block1a159.PORTADATAIN
-data_a[31] => ram_block1a191.PORTADATAIN
-data_a[31] => ram_block1a223.PORTADATAIN
-q_a[0] <= mux_nob:mux2.result[0]
-q_a[1] <= mux_nob:mux2.result[1]
-q_a[2] <= mux_nob:mux2.result[2]
-q_a[3] <= mux_nob:mux2.result[3]
-q_a[4] <= mux_nob:mux2.result[4]
-q_a[5] <= mux_nob:mux2.result[5]
-q_a[6] <= mux_nob:mux2.result[6]
-q_a[7] <= mux_nob:mux2.result[7]
-q_a[8] <= mux_nob:mux2.result[8]
-q_a[9] <= mux_nob:mux2.result[9]
-q_a[10] <= mux_nob:mux2.result[10]
-q_a[11] <= mux_nob:mux2.result[11]
-q_a[12] <= mux_nob:mux2.result[12]
-q_a[13] <= mux_nob:mux2.result[13]
-q_a[14] <= mux_nob:mux2.result[14]
-q_a[15] <= mux_nob:mux2.result[15]
-q_a[16] <= mux_nob:mux2.result[16]
-q_a[17] <= mux_nob:mux2.result[17]
-q_a[18] <= mux_nob:mux2.result[18]
-q_a[19] <= mux_nob:mux2.result[19]
-q_a[20] <= mux_nob:mux2.result[20]
-q_a[21] <= mux_nob:mux2.result[21]
-q_a[22] <= mux_nob:mux2.result[22]
-q_a[23] <= mux_nob:mux2.result[23]
-q_a[24] <= mux_nob:mux2.result[24]
-q_a[25] <= mux_nob:mux2.result[25]
-q_a[26] <= mux_nob:mux2.result[26]
-q_a[27] <= mux_nob:mux2.result[27]
-q_a[28] <= mux_nob:mux2.result[28]
-q_a[29] <= mux_nob:mux2.result[29]
-q_a[30] <= mux_nob:mux2.result[30]
-q_a[31] <= mux_nob:mux2.result[31]
-wren_a => decode_qsa:decode3.enable
-
-
-|lights|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|decode_qsa:decode3
-data[0] => w_anode1849w[1].IN0
-data[0] => w_anode1866w[1].IN1
-data[0] => w_anode1876w[1].IN0
-data[0] => w_anode1886w[1].IN1
-data[0] => w_anode1896w[1].IN0
-data[0] => w_anode1906w[1].IN1
-data[0] => w_anode1916w[1].IN0
-data[0] => w_anode1926w[1].IN1
-data[1] => w_anode1849w[2].IN0
-data[1] => w_anode1866w[2].IN0
-data[1] => w_anode1876w[2].IN1
-data[1] => w_anode1886w[2].IN1
-data[1] => w_anode1896w[2].IN0
-data[1] => w_anode1906w[2].IN0
-data[1] => w_anode1916w[2].IN1
-data[1] => w_anode1926w[2].IN1
-data[2] => w_anode1849w[3].IN0
-data[2] => w_anode1866w[3].IN0
-data[2] => w_anode1876w[3].IN0
-data[2] => w_anode1886w[3].IN0
-data[2] => w_anode1896w[3].IN1
-data[2] => w_anode1906w[3].IN1
-data[2] => w_anode1916w[3].IN1
-data[2] => w_anode1926w[3].IN1
-enable => w_anode1849w[1].IN0
-enable => w_anode1866w[1].IN0
-enable => w_anode1876w[1].IN0
-enable => w_anode1886w[1].IN0
-enable => w_anode1896w[1].IN0
-enable => w_anode1906w[1].IN0
-enable => w_anode1916w[1].IN0
-enable => w_anode1926w[1].IN0
-eq[0] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
-eq[1] <= w_anode1866w[3].DB_MAX_OUTPUT_PORT_TYPE
-eq[2] <= w_anode1876w[3].DB_MAX_OUTPUT_PORT_TYPE
-eq[3] <= w_anode1886w[3].DB_MAX_OUTPUT_PORT_TYPE
-eq[4] <= w_anode1896w[3].DB_MAX_OUTPUT_PORT_TYPE
-eq[5] <= w_anode1906w[3].DB_MAX_OUTPUT_PORT_TYPE
-eq[6] <= w_anode1916w[3].DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ed1:auto_generated|mux_nob:mux2
-data[0] => _.IN0
-data[0] => _.IN0
-data[1] => _.IN0
-data[1] => _.IN0
-data[2] => _.IN0
-data[2] => _.IN0
-data[3] => _.IN0
-data[3] => _.IN0
-data[4] => _.IN0
-data[4] => _.IN0
-data[5] => _.IN0
-data[5] => _.IN0
-data[6] => _.IN0
-data[6] => _.IN0
-data[7] => _.IN0
-data[7] => _.IN0
-data[8] => _.IN0
-data[8] => _.IN0
-data[9] => _.IN0
-data[9] => _.IN0
-data[10] => _.IN0
-data[10] => _.IN0
-data[11] => _.IN0
-data[11] => _.IN0
-data[12] => _.IN0
-data[12] => _.IN0
-data[13] => _.IN0
-data[13] => _.IN0
-data[14] => _.IN0
-data[14] => _.IN0
-data[15] => _.IN0
-data[15] => _.IN0
-data[16] => _.IN0
-data[16] => _.IN0
-data[17] => _.IN0
-data[17] => _.IN0
-data[18] => _.IN0
-data[18] => _.IN0
-data[19] => _.IN0
-data[19] => _.IN0
-data[20] => _.IN0
-data[20] => _.IN0
-data[21] => _.IN0
-data[21] => _.IN0
-data[22] => _.IN0
-data[22] => _.IN0
-data[23] => _.IN0
-data[23] => _.IN0
-data[24] => _.IN0
-data[24] => _.IN0
-data[25] => _.IN0
-data[25] => _.IN0
-data[26] => _.IN0
-data[26] => _.IN0
-data[27] => _.IN0
-data[27] => _.IN0
-data[28] => _.IN0
-data[28] => _.IN0
-data[29] => _.IN0
-data[29] => _.IN0
-data[30] => _.IN0
-data[30] => _.IN0
-data[31] => _.IN0
-data[31] => _.IN0
-data[32] => _.IN0
-data[33] => _.IN0
-data[34] => _.IN0
-data[35] => _.IN0
-data[36] => _.IN0
-data[37] => _.IN0
-data[38] => _.IN0
-data[39] => _.IN0
-data[40] => _.IN0
-data[41] => _.IN0
-data[42] => _.IN0
-data[43] => _.IN0
-data[44] => _.IN0
-data[45] => _.IN0
-data[46] => _.IN0
-data[47] => _.IN0
-data[48] => _.IN0
-data[49] => _.IN0
-data[50] => _.IN0
-data[51] => _.IN0
-data[52] => _.IN0
-data[53] => _.IN0
-data[54] => _.IN0
-data[55] => _.IN0
-data[56] => _.IN0
-data[57] => _.IN0
-data[58] => _.IN0
-data[59] => _.IN0
-data[60] => _.IN0
-data[61] => _.IN0
-data[62] => _.IN0
-data[63] => _.IN0
-data[64] => _.IN1
-data[64] => _.IN1
-data[65] => _.IN1
-data[65] => _.IN1
-data[66] => _.IN1
-data[66] => _.IN1
-data[67] => _.IN1
-data[67] => _.IN1
-data[68] => _.IN1
-data[68] => _.IN1
-data[69] => _.IN1
-data[69] => _.IN1
-data[70] => _.IN1
-data[70] => _.IN1
-data[71] => _.IN1
-data[71] => _.IN1
-data[72] => _.IN1
-data[72] => _.IN1
-data[73] => _.IN1
-data[73] => _.IN1
-data[74] => _.IN1
-data[74] => _.IN1
-data[75] => _.IN1
-data[75] => _.IN1
-data[76] => _.IN1
-data[76] => _.IN1
-data[77] => _.IN1
-data[77] => _.IN1
-data[78] => _.IN1
-data[78] => _.IN1
-data[79] => _.IN1
-data[79] => _.IN1
-data[80] => _.IN1
-data[80] => _.IN1
-data[81] => _.IN1
-data[81] => _.IN1
-data[82] => _.IN1
-data[82] => _.IN1
-data[83] => _.IN1
-data[83] => _.IN1
-data[84] => _.IN1
-data[84] => _.IN1
-data[85] => _.IN1
-data[85] => _.IN1
-data[86] => _.IN1
-data[86] => _.IN1
-data[87] => _.IN1
-data[87] => _.IN1
-data[88] => _.IN1
-data[88] => _.IN1
-data[89] => _.IN1
-data[89] => _.IN1
-data[90] => _.IN1
-data[90] => _.IN1
-data[91] => _.IN1
-data[91] => _.IN1
-data[92] => _.IN1
-data[92] => _.IN1
-data[93] => _.IN1
-data[93] => _.IN1
-data[94] => _.IN1
-data[94] => _.IN1
-data[95] => _.IN1
-data[95] => _.IN1
-data[96] => _.IN0
-data[97] => _.IN0
-data[98] => _.IN0
-data[99] => _.IN0
-data[100] => _.IN0
-data[101] => _.IN0
-data[102] => _.IN0
-data[103] => _.IN0
-data[104] => _.IN0
-data[105] => _.IN0
-data[106] => _.IN0
-data[107] => _.IN0
-data[108] => _.IN0
-data[109] => _.IN0
-data[110] => _.IN0
-data[111] => _.IN0
-data[112] => _.IN0
-data[113] => _.IN0
-data[114] => _.IN0
-data[115] => _.IN0
-data[116] => _.IN0
-data[117] => _.IN0
-data[118] => _.IN0
-data[119] => _.IN0
-data[120] => _.IN0
-data[121] => _.IN0
-data[122] => _.IN0
-data[123] => _.IN0
-data[124] => _.IN0
-data[125] => _.IN0
-data[126] => _.IN0
-data[127] => _.IN0
-data[128] => _.IN0
-data[128] => _.IN0
-data[129] => _.IN0
-data[129] => _.IN0
-data[130] => _.IN0
-data[130] => _.IN0
-data[131] => _.IN0
-data[131] => _.IN0
-data[132] => _.IN0
-data[132] => _.IN0
-data[133] => _.IN0
-data[133] => _.IN0
-data[134] => _.IN0
-data[134] => _.IN0
-data[135] => _.IN0
-data[135] => _.IN0
-data[136] => _.IN0
-data[136] => _.IN0
-data[137] => _.IN0
-data[137] => _.IN0
-data[138] => _.IN0
-data[138] => _.IN0
-data[139] => _.IN0
-data[139] => _.IN0
-data[140] => _.IN0
-data[140] => _.IN0
-data[141] => _.IN0
-data[141] => _.IN0
-data[142] => _.IN0
-data[142] => _.IN0
-data[143] => _.IN0
-data[143] => _.IN0
-data[144] => _.IN0
-data[144] => _.IN0
-data[145] => _.IN0
-data[145] => _.IN0
-data[146] => _.IN0
-data[146] => _.IN0
-data[147] => _.IN0
-data[147] => _.IN0
-data[148] => _.IN0
-data[148] => _.IN0
-data[149] => _.IN0
-data[149] => _.IN0
-data[150] => _.IN0
-data[150] => _.IN0
-data[151] => _.IN0
-data[151] => _.IN0
-data[152] => _.IN0
-data[152] => _.IN0
-data[153] => _.IN0
-data[153] => _.IN0
-data[154] => _.IN0
-data[154] => _.IN0
-data[155] => _.IN0
-data[155] => _.IN0
-data[156] => _.IN0
-data[156] => _.IN0
-data[157] => _.IN0
-data[157] => _.IN0
-data[158] => _.IN0
-data[158] => _.IN0
-data[159] => _.IN0
-data[159] => _.IN0
-data[160] => _.IN0
-data[161] => _.IN0
-data[162] => _.IN0
-data[163] => _.IN0
-data[164] => _.IN0
-data[165] => _.IN0
-data[166] => _.IN0
-data[167] => _.IN0
-data[168] => _.IN0
-data[169] => _.IN0
-data[170] => _.IN0
-data[171] => _.IN0
-data[172] => _.IN0
-data[173] => _.IN0
-data[174] => _.IN0
-data[175] => _.IN0
-data[176] => _.IN0
-data[177] => _.IN0
-data[178] => _.IN0
-data[179] => _.IN0
-data[180] => _.IN0
-data[181] => _.IN0
-data[182] => _.IN0
-data[183] => _.IN0
-data[184] => _.IN0
-data[185] => _.IN0
-data[186] => _.IN0
-data[187] => _.IN0
-data[188] => _.IN0
-data[189] => _.IN0
-data[190] => _.IN0
-data[191] => _.IN0
-data[192] => _.IN1
-data[192] => _.IN1
-data[193] => _.IN1
-data[193] => _.IN1
-data[194] => _.IN1
-data[194] => _.IN1
-data[195] => _.IN1
-data[195] => _.IN1
-data[196] => _.IN1
-data[196] => _.IN1
-data[197] => _.IN1
-data[197] => _.IN1
-data[198] => _.IN1
-data[198] => _.IN1
-data[199] => _.IN1
-data[199] => _.IN1
-data[200] => _.IN1
-data[200] => _.IN1
-data[201] => _.IN1
-data[201] => _.IN1
-data[202] => _.IN1
-data[202] => _.IN1
-data[203] => _.IN1
-data[203] => _.IN1
-data[204] => _.IN1
-data[204] => _.IN1
-data[205] => _.IN1
-data[205] => _.IN1
-data[206] => _.IN1
-data[206] => _.IN1
-data[207] => _.IN1
-data[207] => _.IN1
-data[208] => _.IN1
-data[208] => _.IN1
-data[209] => _.IN1
-data[209] => _.IN1
-data[210] => _.IN1
-data[210] => _.IN1
-data[211] => _.IN1
-data[211] => _.IN1
-data[212] => _.IN1
-data[212] => _.IN1
-data[213] => _.IN1
-data[213] => _.IN1
-data[214] => _.IN1
-data[214] => _.IN1
-data[215] => _.IN1
-data[215] => _.IN1
-data[216] => _.IN1
-data[216] => _.IN1
-data[217] => _.IN1
-data[217] => _.IN1
-data[218] => _.IN1
-data[218] => _.IN1
-data[219] => _.IN1
-data[219] => _.IN1
-data[220] => _.IN1
-data[220] => _.IN1
-data[221] => _.IN1
-data[221] => _.IN1
-data[222] => _.IN1
-data[222] => _.IN1
-data[223] => _.IN1
-data[223] => _.IN1
-result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
-result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
-result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
-result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
-result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
-result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
-result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
-result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
-result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
-result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
-result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
-result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
-result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
-result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
-result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
-result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
-result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
-result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
-result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
-result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
-result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
-result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
-result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
-result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
-result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
-result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
-result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
-result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
-result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
-result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
-result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
-result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN1
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[0] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[1] => _.IN0
-sel[2] => result_node[31].IN0
-sel[2] => _.IN0
-sel[2] => result_node[30].IN0
-sel[2] => _.IN0
-sel[2] => result_node[29].IN0
-sel[2] => _.IN0
-sel[2] => result_node[28].IN0
-sel[2] => _.IN0
-sel[2] => result_node[27].IN0
-sel[2] => _.IN0
-sel[2] => result_node[26].IN0
-sel[2] => _.IN0
-sel[2] => result_node[25].IN0
-sel[2] => _.IN0
-sel[2] => result_node[24].IN0
-sel[2] => _.IN0
-sel[2] => result_node[23].IN0
-sel[2] => _.IN0
-sel[2] => result_node[22].IN0
-sel[2] => _.IN0
-sel[2] => result_node[21].IN0
-sel[2] => _.IN0
-sel[2] => result_node[20].IN0
-sel[2] => _.IN0
-sel[2] => result_node[19].IN0
-sel[2] => _.IN0
-sel[2] => result_node[18].IN0
-sel[2] => _.IN0
-sel[2] => result_node[17].IN0
-sel[2] => _.IN0
-sel[2] => result_node[16].IN0
-sel[2] => _.IN0
-sel[2] => result_node[15].IN0
-sel[2] => _.IN0
-sel[2] => result_node[14].IN0
-sel[2] => _.IN0
-sel[2] => result_node[13].IN0
-sel[2] => _.IN0
-sel[2] => result_node[12].IN0
-sel[2] => _.IN0
-sel[2] => result_node[11].IN0
-sel[2] => _.IN0
-sel[2] => result_node[10].IN0
-sel[2] => _.IN0
-sel[2] => result_node[9].IN0
-sel[2] => _.IN0
-sel[2] => result_node[8].IN0
-sel[2] => _.IN0
-sel[2] => result_node[7].IN0
-sel[2] => _.IN0
-sel[2] => result_node[6].IN0
-sel[2] => _.IN0
-sel[2] => result_node[5].IN0
-sel[2] => _.IN0
-sel[2] => result_node[4].IN0
-sel[2] => _.IN0
-sel[2] => result_node[3].IN0
-sel[2] => _.IN0
-sel[2] => result_node[2].IN0
-sel[2] => _.IN0
-sel[2] => result_node[1].IN0
-sel[2] => _.IN0
-sel[2] => result_node[0].IN0
-sel[2] => _.IN0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart
-av_address => ien_AF.OUTPUTSELECT
-av_address => ien_AE.OUTPUTSELECT
-av_address => ac.OUTPUTSELECT
-av_address => fifo_wr.OUTPUTSELECT
-av_address => woverflow.OUTPUTSELECT
-av_address => rvalid.OUTPUTSELECT
-av_address => read_0.DATAB
-av_address => fifo_rd.IN1
-av_chipselect => av_waitrequest.IN1
-av_chipselect => always2.IN0
-av_chipselect => always2.IN0
-av_chipselect => fifo_rd.IN0
-av_read_n => always2.IN1
-av_read_n => av_waitrequest.IN0
-av_read_n => fifo_rd.IN1
-av_write_n => always2.IN1
-av_write_n => av_waitrequest.IN1
-av_writedata[0] => fifo_wdata[0].IN1
-av_writedata[1] => fifo_wdata[1].IN1
-av_writedata[2] => fifo_wdata[2].IN1
-av_writedata[3] => fifo_wdata[3].IN1
-av_writedata[4] => fifo_wdata[4].IN1
-av_writedata[5] => fifo_wdata[5].IN1
-av_writedata[6] => fifo_wdata[6].IN1
-av_writedata[7] => fifo_wdata[7].IN1
-av_writedata[8] => ~NO_FANOUT~
-av_writedata[9] => ~NO_FANOUT~
-av_writedata[10] => always2.IN1
-av_writedata[11] => ~NO_FANOUT~
-av_writedata[12] => ~NO_FANOUT~
-av_writedata[13] => ~NO_FANOUT~
-av_writedata[14] => ~NO_FANOUT~
-av_writedata[15] => ~NO_FANOUT~
-av_writedata[16] => ~NO_FANOUT~
-av_writedata[17] => ~NO_FANOUT~
-av_writedata[18] => ~NO_FANOUT~
-av_writedata[19] => ~NO_FANOUT~
-av_writedata[20] => ~NO_FANOUT~
-av_writedata[21] => ~NO_FANOUT~
-av_writedata[22] => ~NO_FANOUT~
-av_writedata[23] => ~NO_FANOUT~
-av_writedata[24] => ~NO_FANOUT~
-av_writedata[25] => ~NO_FANOUT~
-av_writedata[26] => ~NO_FANOUT~
-av_writedata[27] => ~NO_FANOUT~
-av_writedata[28] => ~NO_FANOUT~
-av_writedata[29] => ~NO_FANOUT~
-av_writedata[30] => ~NO_FANOUT~
-av_writedata[31] => ~NO_FANOUT~
-clk => clk.IN3
-rst_n => rst_n.IN2
-av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[11] <=
-av_readdata[12] <= nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r.fifo_EF
-av_readdata[13] <= nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w.fifo_FF
-av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
-av_readdata[23] <=
-av_readdata[24] <=
-av_readdata[25] <=
-av_readdata[26] <=
-av_readdata[27] <=
-av_readdata[28] <=
-av_readdata[29] <=
-av_readdata[30] <=
-av_readdata[31] <=
-av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
-dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w
-clk => clk.IN1
-fifo_clear => fifo_clear.IN1
-fifo_wdata[0] => fifo_wdata[0].IN1
-fifo_wdata[1] => fifo_wdata[1].IN1
-fifo_wdata[2] => fifo_wdata[2].IN1
-fifo_wdata[3] => fifo_wdata[3].IN1
-fifo_wdata[4] => fifo_wdata[4].IN1
-fifo_wdata[5] => fifo_wdata[5].IN1
-fifo_wdata[6] => fifo_wdata[6].IN1
-fifo_wdata[7] => fifo_wdata[7].IN1
-fifo_wr => fifo_wr.IN1
-rd_wfifo => rd_wfifo.IN1
-fifo_FF <= scfifo:wfifo.full
-r_dat[0] <= scfifo:wfifo.q
-r_dat[1] <= scfifo:wfifo.q
-r_dat[2] <= scfifo:wfifo.q
-r_dat[3] <= scfifo:wfifo.q
-r_dat[4] <= scfifo:wfifo.q
-r_dat[5] <= scfifo:wfifo.q
-r_dat[6] <= scfifo:wfifo.q
-r_dat[7] <= scfifo:wfifo.q
-wfifo_empty <= scfifo:wfifo.empty
-wfifo_used[0] <= scfifo:wfifo.usedw
-wfifo_used[1] <= scfifo:wfifo.usedw
-wfifo_used[2] <= scfifo:wfifo.usedw
-wfifo_used[3] <= scfifo:wfifo.usedw
-wfifo_used[4] <= scfifo:wfifo.usedw
-wfifo_used[5] <= scfifo:wfifo.usedw
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo
-data[0] => scfifo_jr21:auto_generated.data[0]
-data[1] => scfifo_jr21:auto_generated.data[1]
-data[2] => scfifo_jr21:auto_generated.data[2]
-data[3] => scfifo_jr21:auto_generated.data[3]
-data[4] => scfifo_jr21:auto_generated.data[4]
-data[5] => scfifo_jr21:auto_generated.data[5]
-data[6] => scfifo_jr21:auto_generated.data[6]
-data[7] => scfifo_jr21:auto_generated.data[7]
-q[0] <= scfifo_jr21:auto_generated.q[0]
-q[1] <= scfifo_jr21:auto_generated.q[1]
-q[2] <= scfifo_jr21:auto_generated.q[2]
-q[3] <= scfifo_jr21:auto_generated.q[3]
-q[4] <= scfifo_jr21:auto_generated.q[4]
-q[5] <= scfifo_jr21:auto_generated.q[5]
-q[6] <= scfifo_jr21:auto_generated.q[6]
-q[7] <= scfifo_jr21:auto_generated.q[7]
-wrreq => scfifo_jr21:auto_generated.wrreq
-rdreq => scfifo_jr21:auto_generated.rdreq
-clock => scfifo_jr21:auto_generated.clock
-aclr => scfifo_jr21:auto_generated.aclr
-sclr => ~NO_FANOUT~
-empty <= scfifo_jr21:auto_generated.empty
-full <= scfifo_jr21:auto_generated.full
-almost_full <=
-almost_empty <=
-usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
-usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
-usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
-usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
-usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
-usedw[5] <= scfifo_jr21:auto_generated.usedw[5]
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
-aclr => a_dpfifo_q131:dpfifo.aclr
-clock => a_dpfifo_q131:dpfifo.clock
-data[0] => a_dpfifo_q131:dpfifo.data[0]
-data[1] => a_dpfifo_q131:dpfifo.data[1]
-data[2] => a_dpfifo_q131:dpfifo.data[2]
-data[3] => a_dpfifo_q131:dpfifo.data[3]
-data[4] => a_dpfifo_q131:dpfifo.data[4]
-data[5] => a_dpfifo_q131:dpfifo.data[5]
-data[6] => a_dpfifo_q131:dpfifo.data[6]
-data[7] => a_dpfifo_q131:dpfifo.data[7]
-empty <= a_dpfifo_q131:dpfifo.empty
-full <= a_dpfifo_q131:dpfifo.full
-q[0] <= a_dpfifo_q131:dpfifo.q[0]
-q[1] <= a_dpfifo_q131:dpfifo.q[1]
-q[2] <= a_dpfifo_q131:dpfifo.q[2]
-q[3] <= a_dpfifo_q131:dpfifo.q[3]
-q[4] <= a_dpfifo_q131:dpfifo.q[4]
-q[5] <= a_dpfifo_q131:dpfifo.q[5]
-q[6] <= a_dpfifo_q131:dpfifo.q[6]
-q[7] <= a_dpfifo_q131:dpfifo.q[7]
-rdreq => a_dpfifo_q131:dpfifo.rreq
-usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
-usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
-usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
-usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
-usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
-usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
-wrreq => a_dpfifo_q131:dpfifo.wreq
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
-aclr => a_fefifo_7cf:fifo_state.aclr
-aclr => cntr_1ob:rd_ptr_count.aclr
-aclr => cntr_1ob:wr_ptr.aclr
-clock => a_fefifo_7cf:fifo_state.clock
-clock => dpram_nl21:FIFOram.inclock
-clock => dpram_nl21:FIFOram.outclock
-clock => cntr_1ob:rd_ptr_count.clock
-clock => cntr_1ob:wr_ptr.clock
-data[0] => dpram_nl21:FIFOram.data[0]
-data[1] => dpram_nl21:FIFOram.data[1]
-data[2] => dpram_nl21:FIFOram.data[2]
-data[3] => dpram_nl21:FIFOram.data[3]
-data[4] => dpram_nl21:FIFOram.data[4]
-data[5] => dpram_nl21:FIFOram.data[5]
-data[6] => dpram_nl21:FIFOram.data[6]
-data[7] => dpram_nl21:FIFOram.data[7]
-empty <= a_fefifo_7cf:fifo_state.empty
-full <= a_fefifo_7cf:fifo_state.full
-q[0] <= dpram_nl21:FIFOram.q[0]
-q[1] <= dpram_nl21:FIFOram.q[1]
-q[2] <= dpram_nl21:FIFOram.q[2]
-q[3] <= dpram_nl21:FIFOram.q[3]
-q[4] <= dpram_nl21:FIFOram.q[4]
-q[5] <= dpram_nl21:FIFOram.q[5]
-q[6] <= dpram_nl21:FIFOram.q[6]
-q[7] <= dpram_nl21:FIFOram.q[7]
-rreq => a_fefifo_7cf:fifo_state.rreq
-rreq => _.IN0
-rreq => cntr_1ob:rd_ptr_count.cnt_en
-sclr => a_fefifo_7cf:fifo_state.sclr
-sclr => _.IN1
-sclr => _.IN0
-sclr => cntr_1ob:rd_ptr_count.sclr
-sclr => cntr_1ob:wr_ptr.sclr
-usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
-usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
-usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
-usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
-usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
-usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
-wreq => a_fefifo_7cf:fifo_state.wreq
-wreq => dpram_nl21:FIFOram.wren
-wreq => cntr_1ob:wr_ptr.cnt_en
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
-aclr => b_full.IN0
-aclr => b_non_empty.IN0
-aclr => cntr_do7:count_usedw.aclr
-clock => cntr_do7:count_usedw.clock
-clock => b_full.CLK
-clock => b_non_empty.CLK
-empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
-full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
-rreq => _.IN1
-rreq => _.IN0
-rreq => _.IN1
-rreq => _.IN1
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN1
-sclr => _.IN0
-sclr => _.IN0
-sclr => cntr_do7:count_usedw.sclr
-usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
-wreq => _.IN1
-wreq => _.IN1
-wreq => _.IN0
-wreq => _.IN0
-wreq => cntr_do7:count_usedw.updown
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
-aclr => counter_reg_bit[5].IN0
-clock => counter_reg_bit[5].CLK
-clock => counter_reg_bit[4].CLK
-clock => counter_reg_bit[3].CLK
-clock => counter_reg_bit[2].CLK
-clock => counter_reg_bit[1].CLK
-clock => counter_reg_bit[0].CLK
-cnt_en => _.IN1
-q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
-q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
-q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
-q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
-q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
-q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN0
-updown => counter_comb_bita0.DATAB
-updown => counter_comb_bita1.DATAB
-updown => counter_comb_bita2.DATAB
-updown => counter_comb_bita3.DATAB
-updown => counter_comb_bita4.DATAB
-updown => counter_comb_bita5.DATAB
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
-data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
-data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
-data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
-data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
-data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
-data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
-data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
-data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
-inclock => altsyncram_r1m1:altsyncram1.clock0
-outclock => altsyncram_r1m1:altsyncram1.clock1
-outclocken => altsyncram_r1m1:altsyncram1.clocken1
-q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
-q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
-q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
-q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
-q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
-q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
-q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
-q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
-rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
-rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
-rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
-rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
-rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
-rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
-wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
-wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
-wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
-wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
-wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
-wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
-wren => altsyncram_r1m1:altsyncram1.wren_a
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
-address_a[0] => ram_block2a0.PORTAADDR
-address_a[0] => ram_block2a1.PORTAADDR
-address_a[0] => ram_block2a2.PORTAADDR
-address_a[0] => ram_block2a3.PORTAADDR
-address_a[0] => ram_block2a4.PORTAADDR
-address_a[0] => ram_block2a5.PORTAADDR
-address_a[0] => ram_block2a6.PORTAADDR
-address_a[0] => ram_block2a7.PORTAADDR
-address_a[1] => ram_block2a0.PORTAADDR1
-address_a[1] => ram_block2a1.PORTAADDR1
-address_a[1] => ram_block2a2.PORTAADDR1
-address_a[1] => ram_block2a3.PORTAADDR1
-address_a[1] => ram_block2a4.PORTAADDR1
-address_a[1] => ram_block2a5.PORTAADDR1
-address_a[1] => ram_block2a6.PORTAADDR1
-address_a[1] => ram_block2a7.PORTAADDR1
-address_a[2] => ram_block2a0.PORTAADDR2
-address_a[2] => ram_block2a1.PORTAADDR2
-address_a[2] => ram_block2a2.PORTAADDR2
-address_a[2] => ram_block2a3.PORTAADDR2
-address_a[2] => ram_block2a4.PORTAADDR2
-address_a[2] => ram_block2a5.PORTAADDR2
-address_a[2] => ram_block2a6.PORTAADDR2
-address_a[2] => ram_block2a7.PORTAADDR2
-address_a[3] => ram_block2a0.PORTAADDR3
-address_a[3] => ram_block2a1.PORTAADDR3
-address_a[3] => ram_block2a2.PORTAADDR3
-address_a[3] => ram_block2a3.PORTAADDR3
-address_a[3] => ram_block2a4.PORTAADDR3
-address_a[3] => ram_block2a5.PORTAADDR3
-address_a[3] => ram_block2a6.PORTAADDR3
-address_a[3] => ram_block2a7.PORTAADDR3
-address_a[4] => ram_block2a0.PORTAADDR4
-address_a[4] => ram_block2a1.PORTAADDR4
-address_a[4] => ram_block2a2.PORTAADDR4
-address_a[4] => ram_block2a3.PORTAADDR4
-address_a[4] => ram_block2a4.PORTAADDR4
-address_a[4] => ram_block2a5.PORTAADDR4
-address_a[4] => ram_block2a6.PORTAADDR4
-address_a[4] => ram_block2a7.PORTAADDR4
-address_a[5] => ram_block2a0.PORTAADDR5
-address_a[5] => ram_block2a1.PORTAADDR5
-address_a[5] => ram_block2a2.PORTAADDR5
-address_a[5] => ram_block2a3.PORTAADDR5
-address_a[5] => ram_block2a4.PORTAADDR5
-address_a[5] => ram_block2a5.PORTAADDR5
-address_a[5] => ram_block2a6.PORTAADDR5
-address_a[5] => ram_block2a7.PORTAADDR5
-address_b[0] => ram_block2a0.PORTBADDR
-address_b[0] => ram_block2a1.PORTBADDR
-address_b[0] => ram_block2a2.PORTBADDR
-address_b[0] => ram_block2a3.PORTBADDR
-address_b[0] => ram_block2a4.PORTBADDR
-address_b[0] => ram_block2a5.PORTBADDR
-address_b[0] => ram_block2a6.PORTBADDR
-address_b[0] => ram_block2a7.PORTBADDR
-address_b[1] => ram_block2a0.PORTBADDR1
-address_b[1] => ram_block2a1.PORTBADDR1
-address_b[1] => ram_block2a2.PORTBADDR1
-address_b[1] => ram_block2a3.PORTBADDR1
-address_b[1] => ram_block2a4.PORTBADDR1
-address_b[1] => ram_block2a5.PORTBADDR1
-address_b[1] => ram_block2a6.PORTBADDR1
-address_b[1] => ram_block2a7.PORTBADDR1
-address_b[2] => ram_block2a0.PORTBADDR2
-address_b[2] => ram_block2a1.PORTBADDR2
-address_b[2] => ram_block2a2.PORTBADDR2
-address_b[2] => ram_block2a3.PORTBADDR2
-address_b[2] => ram_block2a4.PORTBADDR2
-address_b[2] => ram_block2a5.PORTBADDR2
-address_b[2] => ram_block2a6.PORTBADDR2
-address_b[2] => ram_block2a7.PORTBADDR2
-address_b[3] => ram_block2a0.PORTBADDR3
-address_b[3] => ram_block2a1.PORTBADDR3
-address_b[3] => ram_block2a2.PORTBADDR3
-address_b[3] => ram_block2a3.PORTBADDR3
-address_b[3] => ram_block2a4.PORTBADDR3
-address_b[3] => ram_block2a5.PORTBADDR3
-address_b[3] => ram_block2a6.PORTBADDR3
-address_b[3] => ram_block2a7.PORTBADDR3
-address_b[4] => ram_block2a0.PORTBADDR4
-address_b[4] => ram_block2a1.PORTBADDR4
-address_b[4] => ram_block2a2.PORTBADDR4
-address_b[4] => ram_block2a3.PORTBADDR4
-address_b[4] => ram_block2a4.PORTBADDR4
-address_b[4] => ram_block2a5.PORTBADDR4
-address_b[4] => ram_block2a6.PORTBADDR4
-address_b[4] => ram_block2a7.PORTBADDR4
-address_b[5] => ram_block2a0.PORTBADDR5
-address_b[5] => ram_block2a1.PORTBADDR5
-address_b[5] => ram_block2a2.PORTBADDR5
-address_b[5] => ram_block2a3.PORTBADDR5
-address_b[5] => ram_block2a4.PORTBADDR5
-address_b[5] => ram_block2a5.PORTBADDR5
-address_b[5] => ram_block2a6.PORTBADDR5
-address_b[5] => ram_block2a7.PORTBADDR5
-clock0 => ram_block2a0.CLK0
-clock0 => ram_block2a1.CLK0
-clock0 => ram_block2a2.CLK0
-clock0 => ram_block2a3.CLK0
-clock0 => ram_block2a4.CLK0
-clock0 => ram_block2a5.CLK0
-clock0 => ram_block2a6.CLK0
-clock0 => ram_block2a7.CLK0
-clock1 => ram_block2a0.CLK1
-clock1 => ram_block2a1.CLK1
-clock1 => ram_block2a2.CLK1
-clock1 => ram_block2a3.CLK1
-clock1 => ram_block2a4.CLK1
-clock1 => ram_block2a5.CLK1
-clock1 => ram_block2a6.CLK1
-clock1 => ram_block2a7.CLK1
-clocken1 => ram_block2a0.ENA1
-clocken1 => ram_block2a1.ENA1
-clocken1 => ram_block2a2.ENA1
-clocken1 => ram_block2a3.ENA1
-clocken1 => ram_block2a4.ENA1
-clocken1 => ram_block2a5.ENA1
-clocken1 => ram_block2a6.ENA1
-clocken1 => ram_block2a7.ENA1
-data_a[0] => ram_block2a0.PORTADATAIN
-data_a[1] => ram_block2a1.PORTADATAIN
-data_a[2] => ram_block2a2.PORTADATAIN
-data_a[3] => ram_block2a3.PORTADATAIN
-data_a[4] => ram_block2a4.PORTADATAIN
-data_a[5] => ram_block2a5.PORTADATAIN
-data_a[6] => ram_block2a6.PORTADATAIN
-data_a[7] => ram_block2a7.PORTADATAIN
-q_b[0] <= ram_block2a0.PORTBDATAOUT
-q_b[1] <= ram_block2a1.PORTBDATAOUT
-q_b[2] <= ram_block2a2.PORTBDATAOUT
-q_b[3] <= ram_block2a3.PORTBDATAOUT
-q_b[4] <= ram_block2a4.PORTBDATAOUT
-q_b[5] <= ram_block2a5.PORTBDATAOUT
-q_b[6] <= ram_block2a6.PORTBDATAOUT
-q_b[7] <= ram_block2a7.PORTBDATAOUT
-wren_a => ram_block2a0.PORTAWE
-wren_a => ram_block2a0.ENA0
-wren_a => ram_block2a1.PORTAWE
-wren_a => ram_block2a1.ENA0
-wren_a => ram_block2a2.PORTAWE
-wren_a => ram_block2a2.ENA0
-wren_a => ram_block2a3.PORTAWE
-wren_a => ram_block2a3.ENA0
-wren_a => ram_block2a4.PORTAWE
-wren_a => ram_block2a4.ENA0
-wren_a => ram_block2a5.PORTAWE
-wren_a => ram_block2a5.ENA0
-wren_a => ram_block2a6.PORTAWE
-wren_a => ram_block2a6.ENA0
-wren_a => ram_block2a7.PORTAWE
-wren_a => ram_block2a7.ENA0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
-aclr => counter_reg_bit[5].IN0
-clock => counter_reg_bit[5].CLK
-clock => counter_reg_bit[4].CLK
-clock => counter_reg_bit[3].CLK
-clock => counter_reg_bit[2].CLK
-clock => counter_reg_bit[1].CLK
-clock => counter_reg_bit[0].CLK
-cnt_en => _.IN1
-q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
-q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
-q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
-q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
-q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
-q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
-aclr => counter_reg_bit[5].IN0
-clock => counter_reg_bit[5].CLK
-clock => counter_reg_bit[4].CLK
-clock => counter_reg_bit[3].CLK
-clock => counter_reg_bit[2].CLK
-clock => counter_reg_bit[1].CLK
-clock => counter_reg_bit[0].CLK
-cnt_en => _.IN1
-q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
-q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
-q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
-q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
-q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
-q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r
-clk => clk.IN1
-fifo_clear => fifo_clear.IN1
-fifo_rd => fifo_rd.IN1
-rst_n => ~NO_FANOUT~
-t_dat[0] => t_dat[0].IN1
-t_dat[1] => t_dat[1].IN1
-t_dat[2] => t_dat[2].IN1
-t_dat[3] => t_dat[3].IN1
-t_dat[4] => t_dat[4].IN1
-t_dat[5] => t_dat[5].IN1
-t_dat[6] => t_dat[6].IN1
-t_dat[7] => t_dat[7].IN1
-wr_rfifo => wr_rfifo.IN1
-fifo_EF <= scfifo:rfifo.empty
-fifo_rdata[0] <= scfifo:rfifo.q
-fifo_rdata[1] <= scfifo:rfifo.q
-fifo_rdata[2] <= scfifo:rfifo.q
-fifo_rdata[3] <= scfifo:rfifo.q
-fifo_rdata[4] <= scfifo:rfifo.q
-fifo_rdata[5] <= scfifo:rfifo.q
-fifo_rdata[6] <= scfifo:rfifo.q
-fifo_rdata[7] <= scfifo:rfifo.q
-rfifo_full <= scfifo:rfifo.full
-rfifo_used[0] <= scfifo:rfifo.usedw
-rfifo_used[1] <= scfifo:rfifo.usedw
-rfifo_used[2] <= scfifo:rfifo.usedw
-rfifo_used[3] <= scfifo:rfifo.usedw
-rfifo_used[4] <= scfifo:rfifo.usedw
-rfifo_used[5] <= scfifo:rfifo.usedw
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo
-data[0] => scfifo_jr21:auto_generated.data[0]
-data[1] => scfifo_jr21:auto_generated.data[1]
-data[2] => scfifo_jr21:auto_generated.data[2]
-data[3] => scfifo_jr21:auto_generated.data[3]
-data[4] => scfifo_jr21:auto_generated.data[4]
-data[5] => scfifo_jr21:auto_generated.data[5]
-data[6] => scfifo_jr21:auto_generated.data[6]
-data[7] => scfifo_jr21:auto_generated.data[7]
-q[0] <= scfifo_jr21:auto_generated.q[0]
-q[1] <= scfifo_jr21:auto_generated.q[1]
-q[2] <= scfifo_jr21:auto_generated.q[2]
-q[3] <= scfifo_jr21:auto_generated.q[3]
-q[4] <= scfifo_jr21:auto_generated.q[4]
-q[5] <= scfifo_jr21:auto_generated.q[5]
-q[6] <= scfifo_jr21:auto_generated.q[6]
-q[7] <= scfifo_jr21:auto_generated.q[7]
-wrreq => scfifo_jr21:auto_generated.wrreq
-rdreq => scfifo_jr21:auto_generated.rdreq
-clock => scfifo_jr21:auto_generated.clock
-aclr => scfifo_jr21:auto_generated.aclr
-sclr => ~NO_FANOUT~
-empty <= scfifo_jr21:auto_generated.empty
-full <= scfifo_jr21:auto_generated.full
-almost_full <=
-almost_empty <=
-usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
-usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
-usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
-usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
-usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
-usedw[5] <= scfifo_jr21:auto_generated.usedw[5]
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
-aclr => a_dpfifo_q131:dpfifo.aclr
-clock => a_dpfifo_q131:dpfifo.clock
-data[0] => a_dpfifo_q131:dpfifo.data[0]
-data[1] => a_dpfifo_q131:dpfifo.data[1]
-data[2] => a_dpfifo_q131:dpfifo.data[2]
-data[3] => a_dpfifo_q131:dpfifo.data[3]
-data[4] => a_dpfifo_q131:dpfifo.data[4]
-data[5] => a_dpfifo_q131:dpfifo.data[5]
-data[6] => a_dpfifo_q131:dpfifo.data[6]
-data[7] => a_dpfifo_q131:dpfifo.data[7]
-empty <= a_dpfifo_q131:dpfifo.empty
-full <= a_dpfifo_q131:dpfifo.full
-q[0] <= a_dpfifo_q131:dpfifo.q[0]
-q[1] <= a_dpfifo_q131:dpfifo.q[1]
-q[2] <= a_dpfifo_q131:dpfifo.q[2]
-q[3] <= a_dpfifo_q131:dpfifo.q[3]
-q[4] <= a_dpfifo_q131:dpfifo.q[4]
-q[5] <= a_dpfifo_q131:dpfifo.q[5]
-q[6] <= a_dpfifo_q131:dpfifo.q[6]
-q[7] <= a_dpfifo_q131:dpfifo.q[7]
-rdreq => a_dpfifo_q131:dpfifo.rreq
-usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
-usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
-usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
-usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
-usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
-usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
-wrreq => a_dpfifo_q131:dpfifo.wreq
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
-aclr => a_fefifo_7cf:fifo_state.aclr
-aclr => cntr_1ob:rd_ptr_count.aclr
-aclr => cntr_1ob:wr_ptr.aclr
-clock => a_fefifo_7cf:fifo_state.clock
-clock => dpram_nl21:FIFOram.inclock
-clock => dpram_nl21:FIFOram.outclock
-clock => cntr_1ob:rd_ptr_count.clock
-clock => cntr_1ob:wr_ptr.clock
-data[0] => dpram_nl21:FIFOram.data[0]
-data[1] => dpram_nl21:FIFOram.data[1]
-data[2] => dpram_nl21:FIFOram.data[2]
-data[3] => dpram_nl21:FIFOram.data[3]
-data[4] => dpram_nl21:FIFOram.data[4]
-data[5] => dpram_nl21:FIFOram.data[5]
-data[6] => dpram_nl21:FIFOram.data[6]
-data[7] => dpram_nl21:FIFOram.data[7]
-empty <= a_fefifo_7cf:fifo_state.empty
-full <= a_fefifo_7cf:fifo_state.full
-q[0] <= dpram_nl21:FIFOram.q[0]
-q[1] <= dpram_nl21:FIFOram.q[1]
-q[2] <= dpram_nl21:FIFOram.q[2]
-q[3] <= dpram_nl21:FIFOram.q[3]
-q[4] <= dpram_nl21:FIFOram.q[4]
-q[5] <= dpram_nl21:FIFOram.q[5]
-q[6] <= dpram_nl21:FIFOram.q[6]
-q[7] <= dpram_nl21:FIFOram.q[7]
-rreq => a_fefifo_7cf:fifo_state.rreq
-rreq => _.IN0
-rreq => cntr_1ob:rd_ptr_count.cnt_en
-sclr => a_fefifo_7cf:fifo_state.sclr
-sclr => _.IN1
-sclr => _.IN0
-sclr => cntr_1ob:rd_ptr_count.sclr
-sclr => cntr_1ob:wr_ptr.sclr
-usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
-usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
-usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
-usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
-usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
-usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
-wreq => a_fefifo_7cf:fifo_state.wreq
-wreq => dpram_nl21:FIFOram.wren
-wreq => cntr_1ob:wr_ptr.cnt_en
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
-aclr => b_full.IN0
-aclr => b_non_empty.IN0
-aclr => cntr_do7:count_usedw.aclr
-clock => cntr_do7:count_usedw.clock
-clock => b_full.CLK
-clock => b_non_empty.CLK
-empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
-full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
-rreq => _.IN1
-rreq => _.IN0
-rreq => _.IN1
-rreq => _.IN1
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN1
-sclr => _.IN0
-sclr => _.IN0
-sclr => cntr_do7:count_usedw.sclr
-usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
-usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
-wreq => _.IN1
-wreq => _.IN1
-wreq => _.IN0
-wreq => _.IN0
-wreq => cntr_do7:count_usedw.updown
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
-aclr => counter_reg_bit[5].IN0
-clock => counter_reg_bit[5].CLK
-clock => counter_reg_bit[4].CLK
-clock => counter_reg_bit[3].CLK
-clock => counter_reg_bit[2].CLK
-clock => counter_reg_bit[1].CLK
-clock => counter_reg_bit[0].CLK
-cnt_en => _.IN1
-q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
-q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
-q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
-q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
-q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
-q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN0
-updown => counter_comb_bita0.DATAB
-updown => counter_comb_bita1.DATAB
-updown => counter_comb_bita2.DATAB
-updown => counter_comb_bita3.DATAB
-updown => counter_comb_bita4.DATAB
-updown => counter_comb_bita5.DATAB
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
-data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
-data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
-data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
-data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
-data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
-data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
-data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
-data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
-inclock => altsyncram_r1m1:altsyncram1.clock0
-outclock => altsyncram_r1m1:altsyncram1.clock1
-outclocken => altsyncram_r1m1:altsyncram1.clocken1
-q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
-q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
-q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
-q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
-q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
-q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
-q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
-q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
-rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
-rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
-rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
-rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
-rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
-rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
-wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
-wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
-wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
-wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
-wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
-wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
-wren => altsyncram_r1m1:altsyncram1.wren_a
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
-address_a[0] => ram_block2a0.PORTAADDR
-address_a[0] => ram_block2a1.PORTAADDR
-address_a[0] => ram_block2a2.PORTAADDR
-address_a[0] => ram_block2a3.PORTAADDR
-address_a[0] => ram_block2a4.PORTAADDR
-address_a[0] => ram_block2a5.PORTAADDR
-address_a[0] => ram_block2a6.PORTAADDR
-address_a[0] => ram_block2a7.PORTAADDR
-address_a[1] => ram_block2a0.PORTAADDR1
-address_a[1] => ram_block2a1.PORTAADDR1
-address_a[1] => ram_block2a2.PORTAADDR1
-address_a[1] => ram_block2a3.PORTAADDR1
-address_a[1] => ram_block2a4.PORTAADDR1
-address_a[1] => ram_block2a5.PORTAADDR1
-address_a[1] => ram_block2a6.PORTAADDR1
-address_a[1] => ram_block2a7.PORTAADDR1
-address_a[2] => ram_block2a0.PORTAADDR2
-address_a[2] => ram_block2a1.PORTAADDR2
-address_a[2] => ram_block2a2.PORTAADDR2
-address_a[2] => ram_block2a3.PORTAADDR2
-address_a[2] => ram_block2a4.PORTAADDR2
-address_a[2] => ram_block2a5.PORTAADDR2
-address_a[2] => ram_block2a6.PORTAADDR2
-address_a[2] => ram_block2a7.PORTAADDR2
-address_a[3] => ram_block2a0.PORTAADDR3
-address_a[3] => ram_block2a1.PORTAADDR3
-address_a[3] => ram_block2a2.PORTAADDR3
-address_a[3] => ram_block2a3.PORTAADDR3
-address_a[3] => ram_block2a4.PORTAADDR3
-address_a[3] => ram_block2a5.PORTAADDR3
-address_a[3] => ram_block2a6.PORTAADDR3
-address_a[3] => ram_block2a7.PORTAADDR3
-address_a[4] => ram_block2a0.PORTAADDR4
-address_a[4] => ram_block2a1.PORTAADDR4
-address_a[4] => ram_block2a2.PORTAADDR4
-address_a[4] => ram_block2a3.PORTAADDR4
-address_a[4] => ram_block2a4.PORTAADDR4
-address_a[4] => ram_block2a5.PORTAADDR4
-address_a[4] => ram_block2a6.PORTAADDR4
-address_a[4] => ram_block2a7.PORTAADDR4
-address_a[5] => ram_block2a0.PORTAADDR5
-address_a[5] => ram_block2a1.PORTAADDR5
-address_a[5] => ram_block2a2.PORTAADDR5
-address_a[5] => ram_block2a3.PORTAADDR5
-address_a[5] => ram_block2a4.PORTAADDR5
-address_a[5] => ram_block2a5.PORTAADDR5
-address_a[5] => ram_block2a6.PORTAADDR5
-address_a[5] => ram_block2a7.PORTAADDR5
-address_b[0] => ram_block2a0.PORTBADDR
-address_b[0] => ram_block2a1.PORTBADDR
-address_b[0] => ram_block2a2.PORTBADDR
-address_b[0] => ram_block2a3.PORTBADDR
-address_b[0] => ram_block2a4.PORTBADDR
-address_b[0] => ram_block2a5.PORTBADDR
-address_b[0] => ram_block2a6.PORTBADDR
-address_b[0] => ram_block2a7.PORTBADDR
-address_b[1] => ram_block2a0.PORTBADDR1
-address_b[1] => ram_block2a1.PORTBADDR1
-address_b[1] => ram_block2a2.PORTBADDR1
-address_b[1] => ram_block2a3.PORTBADDR1
-address_b[1] => ram_block2a4.PORTBADDR1
-address_b[1] => ram_block2a5.PORTBADDR1
-address_b[1] => ram_block2a6.PORTBADDR1
-address_b[1] => ram_block2a7.PORTBADDR1
-address_b[2] => ram_block2a0.PORTBADDR2
-address_b[2] => ram_block2a1.PORTBADDR2
-address_b[2] => ram_block2a2.PORTBADDR2
-address_b[2] => ram_block2a3.PORTBADDR2
-address_b[2] => ram_block2a4.PORTBADDR2
-address_b[2] => ram_block2a5.PORTBADDR2
-address_b[2] => ram_block2a6.PORTBADDR2
-address_b[2] => ram_block2a7.PORTBADDR2
-address_b[3] => ram_block2a0.PORTBADDR3
-address_b[3] => ram_block2a1.PORTBADDR3
-address_b[3] => ram_block2a2.PORTBADDR3
-address_b[3] => ram_block2a3.PORTBADDR3
-address_b[3] => ram_block2a4.PORTBADDR3
-address_b[3] => ram_block2a5.PORTBADDR3
-address_b[3] => ram_block2a6.PORTBADDR3
-address_b[3] => ram_block2a7.PORTBADDR3
-address_b[4] => ram_block2a0.PORTBADDR4
-address_b[4] => ram_block2a1.PORTBADDR4
-address_b[4] => ram_block2a2.PORTBADDR4
-address_b[4] => ram_block2a3.PORTBADDR4
-address_b[4] => ram_block2a4.PORTBADDR4
-address_b[4] => ram_block2a5.PORTBADDR4
-address_b[4] => ram_block2a6.PORTBADDR4
-address_b[4] => ram_block2a7.PORTBADDR4
-address_b[5] => ram_block2a0.PORTBADDR5
-address_b[5] => ram_block2a1.PORTBADDR5
-address_b[5] => ram_block2a2.PORTBADDR5
-address_b[5] => ram_block2a3.PORTBADDR5
-address_b[5] => ram_block2a4.PORTBADDR5
-address_b[5] => ram_block2a5.PORTBADDR5
-address_b[5] => ram_block2a6.PORTBADDR5
-address_b[5] => ram_block2a7.PORTBADDR5
-clock0 => ram_block2a0.CLK0
-clock0 => ram_block2a1.CLK0
-clock0 => ram_block2a2.CLK0
-clock0 => ram_block2a3.CLK0
-clock0 => ram_block2a4.CLK0
-clock0 => ram_block2a5.CLK0
-clock0 => ram_block2a6.CLK0
-clock0 => ram_block2a7.CLK0
-clock1 => ram_block2a0.CLK1
-clock1 => ram_block2a1.CLK1
-clock1 => ram_block2a2.CLK1
-clock1 => ram_block2a3.CLK1
-clock1 => ram_block2a4.CLK1
-clock1 => ram_block2a5.CLK1
-clock1 => ram_block2a6.CLK1
-clock1 => ram_block2a7.CLK1
-clocken1 => ram_block2a0.ENA1
-clocken1 => ram_block2a1.ENA1
-clocken1 => ram_block2a2.ENA1
-clocken1 => ram_block2a3.ENA1
-clocken1 => ram_block2a4.ENA1
-clocken1 => ram_block2a5.ENA1
-clocken1 => ram_block2a6.ENA1
-clocken1 => ram_block2a7.ENA1
-data_a[0] => ram_block2a0.PORTADATAIN
-data_a[1] => ram_block2a1.PORTADATAIN
-data_a[2] => ram_block2a2.PORTADATAIN
-data_a[3] => ram_block2a3.PORTADATAIN
-data_a[4] => ram_block2a4.PORTADATAIN
-data_a[5] => ram_block2a5.PORTADATAIN
-data_a[6] => ram_block2a6.PORTADATAIN
-data_a[7] => ram_block2a7.PORTADATAIN
-q_b[0] <= ram_block2a0.PORTBDATAOUT
-q_b[1] <= ram_block2a1.PORTBDATAOUT
-q_b[2] <= ram_block2a2.PORTBDATAOUT
-q_b[3] <= ram_block2a3.PORTBDATAOUT
-q_b[4] <= ram_block2a4.PORTBDATAOUT
-q_b[5] <= ram_block2a5.PORTBDATAOUT
-q_b[6] <= ram_block2a6.PORTBDATAOUT
-q_b[7] <= ram_block2a7.PORTBDATAOUT
-wren_a => ram_block2a0.PORTAWE
-wren_a => ram_block2a0.ENA0
-wren_a => ram_block2a1.PORTAWE
-wren_a => ram_block2a1.ENA0
-wren_a => ram_block2a2.PORTAWE
-wren_a => ram_block2a2.ENA0
-wren_a => ram_block2a3.PORTAWE
-wren_a => ram_block2a3.ENA0
-wren_a => ram_block2a4.PORTAWE
-wren_a => ram_block2a4.ENA0
-wren_a => ram_block2a5.PORTAWE
-wren_a => ram_block2a5.ENA0
-wren_a => ram_block2a6.PORTAWE
-wren_a => ram_block2a6.ENA0
-wren_a => ram_block2a7.PORTAWE
-wren_a => ram_block2a7.ENA0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
-aclr => counter_reg_bit[5].IN0
-clock => counter_reg_bit[5].CLK
-clock => counter_reg_bit[4].CLK
-clock => counter_reg_bit[3].CLK
-clock => counter_reg_bit[2].CLK
-clock => counter_reg_bit[1].CLK
-clock => counter_reg_bit[0].CLK
-cnt_en => _.IN1
-q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
-q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
-q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
-q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
-q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
-q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
-aclr => counter_reg_bit[5].IN0
-clock => counter_reg_bit[5].CLK
-clock => counter_reg_bit[4].CLK
-clock => counter_reg_bit[3].CLK
-clock => counter_reg_bit[2].CLK
-clock => counter_reg_bit[1].CLK
-clock => counter_reg_bit[0].CLK
-cnt_en => _.IN1
-q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
-q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
-q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
-q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
-q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
-q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
-sclr => _.IN0
-sclr => _.IN0
-sclr => _.IN0
-
-
-|lights|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic
-raw_tck => write_stalled.CLK
-raw_tck => wdata[0].CLK
-raw_tck => wdata[1].CLK
-raw_tck => wdata[2].CLK
-raw_tck => wdata[3].CLK
-raw_tck => wdata[4].CLK
-raw_tck => wdata[5].CLK
-raw_tck => wdata[6].CLK
-raw_tck => wdata[7].CLK
-raw_tck => write.CLK
-raw_tck => read.CLK
-raw_tck => read_req.CLK
-raw_tck => write_valid.CLK
-raw_tck => count[0].CLK
-raw_tck => count[1].CLK
-raw_tck => count[2].CLK
-raw_tck => count[3].CLK
-raw_tck => count[4].CLK
-raw_tck => count[5].CLK
-raw_tck => count[6].CLK
-raw_tck => count[7].CLK
-raw_tck => count[8].CLK
-raw_tck => count[9].CLK
-raw_tck => state.CLK
-raw_tck => user_saw_rvalid.CLK
-raw_tck => td_shift[0].CLK
-raw_tck => td_shift[1].CLK
-raw_tck => td_shift[2].CLK
-raw_tck => td_shift[3].CLK
-raw_tck => td_shift[4].CLK
-raw_tck => td_shift[5].CLK
-raw_tck => td_shift[6].CLK
-raw_tck => td_shift[7].CLK
-raw_tck => td_shift[8].CLK
-raw_tck => td_shift[9].CLK
-raw_tck => td_shift[10].CLK
-raw_tck => tck_t_dav.CLK
-raw_tck => jupdate.CLK
-raw_tck => tdo~reg0.CLK
-tck => ~NO_FANOUT~
-tdi => td_shift.OUTPUTSELECT
-tdi => count.OUTPUTSELECT
-tdi => state.OUTPUTSELECT
-tdi => wdata.DATAB
-tdi => always0.IN1
-tdi => wdata.DATAB
-tdi => td_shift.DATAB
-rti => ~NO_FANOUT~
-shift => ~NO_FANOUT~
-update => ~NO_FANOUT~
-usr1 => always0.IN0
-clr => jupdate.ACLR
-clr => tdo~reg0.ACLR
-clr => write_stalled.ACLR
-clr => wdata[0].ACLR
-clr => wdata[1].ACLR
-clr => wdata[2].ACLR
-clr => wdata[3].ACLR
-clr => wdata[4].ACLR
-clr => wdata[5].ACLR
-clr => wdata[6].ACLR
-clr => wdata[7].ACLR
-clr => write.ACLR
-clr => read.ACLR
-clr => read_req.ACLR
-clr => write_valid.ACLR
-clr => count[0].ACLR
-clr => count[1].ACLR
-clr => count[2].ACLR
-clr => count[3].ACLR
-clr => count[4].ACLR
-clr => count[5].ACLR
-clr => count[6].ACLR
-clr => count[7].ACLR
-clr => count[8].ACLR
-clr => count[9].PRESET
-clr => state.ACLR
-clr => user_saw_rvalid.ACLR
-clr => td_shift[0].ACLR
-clr => td_shift[1].ACLR
-clr => td_shift[2].ACLR
-clr => td_shift[3].ACLR
-clr => td_shift[4].ACLR
-clr => td_shift[5].ACLR
-clr => td_shift[6].ACLR
-clr => td_shift[7].ACLR
-clr => td_shift[8].ACLR
-clr => td_shift[9].ACLR
-clr => td_shift[10].ACLR
-clr => tck_t_dav.ACLR
-ena => always0.IN1
-ir_in[0] => Decoder1.IN0
-ir_in[0] => ir_out[0].DATAIN
-tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
-irq <=
-ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
-jtag_state_cdr => state.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => count.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_cdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => count.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => td_shift.OUTPUTSELECT
-jtag_state_sdr => write.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => wdata.OUTPUTSELECT
-jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
-jtag_state_sdr => read.OUTPUTSELECT
-jtag_state_sdr => write_valid.OUTPUTSELECT
-jtag_state_sdr => read_req.OUTPUTSELECT
-jtag_state_sdr => write_stalled.OUTPUTSELECT
-jtag_state_sdr => state.OUTPUTSELECT
-jtag_state_udr => jupdate.OUTPUTSELECT
-clk => t_pause~reg0.CLK
-clk => t_ena~reg0.CLK
-clk => rdata[0].CLK
-clk => rdata[1].CLK
-clk => rdata[2].CLK
-clk => rdata[3].CLK
-clk => rdata[4].CLK
-clk => rdata[5].CLK
-clk => rdata[6].CLK
-clk => rdata[7].CLK
-clk => rvalid.CLK
-clk => rvalid0.CLK
-clk => r_ena1.CLK
-clk => jupdate2.CLK
-clk => jupdate1.CLK
-clk => write2.CLK
-clk => write1.CLK
-clk => read2.CLK
-clk => read1.CLK
-clk => rst2.CLK
-clk => rst1.CLK
-rst_n => t_pause~reg0.ACLR
-rst_n => t_ena~reg0.ACLR
-rst_n => rdata[0].ACLR
-rst_n => rdata[1].ACLR
-rst_n => rdata[2].ACLR
-rst_n => rdata[3].ACLR
-rst_n => rdata[4].ACLR
-rst_n => rdata[5].ACLR
-rst_n => rdata[6].ACLR
-rst_n => rdata[7].ACLR
-rst_n => rvalid.ACLR
-rst_n => rvalid0.ACLR
-rst_n => r_ena1.ACLR
-rst_n => jupdate2.ACLR
-rst_n => jupdate1.ACLR
-rst_n => write2.ACLR
-rst_n => write1.ACLR
-rst_n => read2.ACLR
-rst_n => read1.ACLR
-rst_n => rst2.PRESET
-rst_n => rst1.PRESET
-r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
-r_val => r_ena.IN1
-r_dat[0] => rdata[0].DATAIN
-r_dat[1] => rdata[1].DATAIN
-r_dat[2] => rdata[2].DATAIN
-r_dat[3] => rdata[3].DATAIN
-r_dat[4] => rdata[4].DATAIN
-r_dat[5] => rdata[5].DATAIN
-r_dat[6] => rdata[6].DATAIN
-r_dat[7] => rdata[7].DATAIN
-t_dav => always2.IN1
-t_dav => tck_t_dav.DATAIN
-t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
-t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
-t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
-t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_LEDs:leds
-address[0] => Equal0.IN31
-address[1] => Equal0.IN30
-chipselect => always0.IN0
-clk => data_out[0].CLK
-clk => data_out[1].CLK
-clk => data_out[2].CLK
-clk => data_out[3].CLK
-clk => data_out[4].CLK
-clk => data_out[5].CLK
-clk => data_out[6].CLK
-clk => data_out[7].CLK
-reset_n => data_out[0].ACLR
-reset_n => data_out[1].ACLR
-reset_n => data_out[2].ACLR
-reset_n => data_out[3].ACLR
-reset_n => data_out[4].ACLR
-reset_n => data_out[5].ACLR
-reset_n => data_out[6].ACLR
-reset_n => data_out[7].ACLR
-write_n => always0.IN1
-writedata[0] => data_out[0].DATAIN
-writedata[1] => data_out[1].DATAIN
-writedata[2] => data_out[2].DATAIN
-writedata[3] => data_out[3].DATAIN
-writedata[4] => data_out[4].DATAIN
-writedata[5] => data_out[5].DATAIN
-writedata[6] => data_out[6].DATAIN
-writedata[7] => data_out[7].DATAIN
-writedata[8] => ~NO_FANOUT~
-writedata[9] => ~NO_FANOUT~
-writedata[10] => ~NO_FANOUT~
-writedata[11] => ~NO_FANOUT~
-writedata[12] => ~NO_FANOUT~
-writedata[13] => ~NO_FANOUT~
-writedata[14] => ~NO_FANOUT~
-writedata[15] => ~NO_FANOUT~
-writedata[16] => ~NO_FANOUT~
-writedata[17] => ~NO_FANOUT~
-writedata[18] => ~NO_FANOUT~
-writedata[19] => ~NO_FANOUT~
-writedata[20] => ~NO_FANOUT~
-writedata[21] => ~NO_FANOUT~
-writedata[22] => ~NO_FANOUT~
-writedata[23] => ~NO_FANOUT~
-writedata[24] => ~NO_FANOUT~
-writedata[25] => ~NO_FANOUT~
-writedata[26] => ~NO_FANOUT~
-writedata[27] => ~NO_FANOUT~
-writedata[28] => ~NO_FANOUT~
-writedata[29] => ~NO_FANOUT~
-writedata[30] => ~NO_FANOUT~
-writedata[31] => ~NO_FANOUT~
-out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
-out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
-out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
-out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
-out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
-out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
-out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
-out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
-readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[8] <=
-readdata[9] <=
-readdata[10] <=
-readdata[11] <=
-readdata[12] <=
-readdata[13] <=
-readdata[14] <=
-readdata[15] <=
-readdata[16] <=
-readdata[17] <=
-readdata[18] <=
-readdata[19] <=
-readdata[20] <=
-readdata[21] <=
-readdata[22] <=
-readdata[23] <=
-readdata[24] <=
-readdata[25] <=
-readdata[26] <=
-readdata[27] <=
-readdata[28] <=
-readdata[29] <=
-readdata[30] <=
-readdata[31] <=
-
-
-|lights|nios_system:NiosII|nios_system_LEDRs:ledrs
-address[0] => Equal0.IN31
-address[1] => Equal0.IN30
-chipselect => always0.IN0
-clk => data_out[0].CLK
-clk => data_out[1].CLK
-clk => data_out[2].CLK
-clk => data_out[3].CLK
-clk => data_out[4].CLK
-clk => data_out[5].CLK
-clk => data_out[6].CLK
-clk => data_out[7].CLK
-clk => data_out[8].CLK
-clk => data_out[9].CLK
-clk => data_out[10].CLK
-clk => data_out[11].CLK
-clk => data_out[12].CLK
-clk => data_out[13].CLK
-clk => data_out[14].CLK
-clk => data_out[15].CLK
-clk => data_out[16].CLK
-clk => data_out[17].CLK
-reset_n => data_out[0].ACLR
-reset_n => data_out[1].ACLR
-reset_n => data_out[2].ACLR
-reset_n => data_out[3].ACLR
-reset_n => data_out[4].ACLR
-reset_n => data_out[5].ACLR
-reset_n => data_out[6].ACLR
-reset_n => data_out[7].ACLR
-reset_n => data_out[8].ACLR
-reset_n => data_out[9].ACLR
-reset_n => data_out[10].ACLR
-reset_n => data_out[11].ACLR
-reset_n => data_out[12].ACLR
-reset_n => data_out[13].ACLR
-reset_n => data_out[14].ACLR
-reset_n => data_out[15].ACLR
-reset_n => data_out[16].ACLR
-reset_n => data_out[17].ACLR
-write_n => always0.IN1
-writedata[0] => data_out[0].DATAIN
-writedata[1] => data_out[1].DATAIN
-writedata[2] => data_out[2].DATAIN
-writedata[3] => data_out[3].DATAIN
-writedata[4] => data_out[4].DATAIN
-writedata[5] => data_out[5].DATAIN
-writedata[6] => data_out[6].DATAIN
-writedata[7] => data_out[7].DATAIN
-writedata[8] => data_out[8].DATAIN
-writedata[9] => data_out[9].DATAIN
-writedata[10] => data_out[10].DATAIN
-writedata[11] => data_out[11].DATAIN
-writedata[12] => data_out[12].DATAIN
-writedata[13] => data_out[13].DATAIN
-writedata[14] => data_out[14].DATAIN
-writedata[15] => data_out[15].DATAIN
-writedata[16] => data_out[16].DATAIN
-writedata[17] => data_out[17].DATAIN
-writedata[18] => ~NO_FANOUT~
-writedata[19] => ~NO_FANOUT~
-writedata[20] => ~NO_FANOUT~
-writedata[21] => ~NO_FANOUT~
-writedata[22] => ~NO_FANOUT~
-writedata[23] => ~NO_FANOUT~
-writedata[24] => ~NO_FANOUT~
-writedata[25] => ~NO_FANOUT~
-writedata[26] => ~NO_FANOUT~
-writedata[27] => ~NO_FANOUT~
-writedata[28] => ~NO_FANOUT~
-writedata[29] => ~NO_FANOUT~
-writedata[30] => ~NO_FANOUT~
-writedata[31] => ~NO_FANOUT~
-out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
-out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
-out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
-out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
-out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
-out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
-out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
-out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
-out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
-out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
-out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
-out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
-out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
-out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
-out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
-out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
-out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
-out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
-readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[18] <=
-readdata[19] <=
-readdata[20] <=
-readdata[21] <=
-readdata[22] <=
-readdata[23] <=
-readdata[24] <=
-readdata[25] <=
-readdata[26] <=
-readdata[27] <=
-readdata[28] <=
-readdata[29] <=
-readdata[30] <=
-readdata[31] <=
-
-
-|lights|nios_system:NiosII|nios_system_switches:switches
-address[0] => Equal0.IN31
-address[1] => Equal0.IN30
-clk => readdata[0]~reg0.CLK
-clk => readdata[1]~reg0.CLK
-clk => readdata[2]~reg0.CLK
-clk => readdata[3]~reg0.CLK
-clk => readdata[4]~reg0.CLK
-clk => readdata[5]~reg0.CLK
-clk => readdata[6]~reg0.CLK
-clk => readdata[7]~reg0.CLK
-clk => readdata[8]~reg0.CLK
-clk => readdata[9]~reg0.CLK
-clk => readdata[10]~reg0.CLK
-clk => readdata[11]~reg0.CLK
-clk => readdata[12]~reg0.CLK
-clk => readdata[13]~reg0.CLK
-clk => readdata[14]~reg0.CLK
-clk => readdata[15]~reg0.CLK
-clk => readdata[16]~reg0.CLK
-clk => readdata[17]~reg0.CLK
-clk => readdata[18]~reg0.CLK
-clk => readdata[19]~reg0.CLK
-clk => readdata[20]~reg0.CLK
-clk => readdata[21]~reg0.CLK
-clk => readdata[22]~reg0.CLK
-clk => readdata[23]~reg0.CLK
-clk => readdata[24]~reg0.CLK
-clk => readdata[25]~reg0.CLK
-clk => readdata[26]~reg0.CLK
-clk => readdata[27]~reg0.CLK
-clk => readdata[28]~reg0.CLK
-clk => readdata[29]~reg0.CLK
-clk => readdata[30]~reg0.CLK
-clk => readdata[31]~reg0.CLK
-in_port[0] => read_mux_out[0].IN1
-in_port[1] => read_mux_out[1].IN1
-in_port[2] => read_mux_out[2].IN1
-in_port[3] => read_mux_out[3].IN1
-in_port[4] => read_mux_out[4].IN1
-in_port[5] => read_mux_out[5].IN1
-in_port[6] => read_mux_out[6].IN1
-in_port[7] => read_mux_out[7].IN1
-in_port[8] => read_mux_out[8].IN1
-in_port[9] => read_mux_out[9].IN1
-in_port[10] => read_mux_out[10].IN1
-in_port[11] => read_mux_out[11].IN1
-in_port[12] => read_mux_out[12].IN1
-in_port[13] => read_mux_out[13].IN1
-in_port[14] => read_mux_out[14].IN1
-in_port[15] => read_mux_out[15].IN1
-in_port[16] => read_mux_out[16].IN1
-in_port[17] => read_mux_out[17].IN1
-reset_n => readdata[0]~reg0.ACLR
-reset_n => readdata[1]~reg0.ACLR
-reset_n => readdata[2]~reg0.ACLR
-reset_n => readdata[3]~reg0.ACLR
-reset_n => readdata[4]~reg0.ACLR
-reset_n => readdata[5]~reg0.ACLR
-reset_n => readdata[6]~reg0.ACLR
-reset_n => readdata[7]~reg0.ACLR
-reset_n => readdata[8]~reg0.ACLR
-reset_n => readdata[9]~reg0.ACLR
-reset_n => readdata[10]~reg0.ACLR
-reset_n => readdata[11]~reg0.ACLR
-reset_n => readdata[12]~reg0.ACLR
-reset_n => readdata[13]~reg0.ACLR
-reset_n => readdata[14]~reg0.ACLR
-reset_n => readdata[15]~reg0.ACLR
-reset_n => readdata[16]~reg0.ACLR
-reset_n => readdata[17]~reg0.ACLR
-reset_n => readdata[18]~reg0.ACLR
-reset_n => readdata[19]~reg0.ACLR
-reset_n => readdata[20]~reg0.ACLR
-reset_n => readdata[21]~reg0.ACLR
-reset_n => readdata[22]~reg0.ACLR
-reset_n => readdata[23]~reg0.ACLR
-reset_n => readdata[24]~reg0.ACLR
-reset_n => readdata[25]~reg0.ACLR
-reset_n => readdata[26]~reg0.ACLR
-reset_n => readdata[27]~reg0.ACLR
-reset_n => readdata[28]~reg0.ACLR
-reset_n => readdata[29]~reg0.ACLR
-reset_n => readdata[30]~reg0.ACLR
-reset_n => readdata[31]~reg0.ACLR
-readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_push_switches:push_switches
-address[0] => Equal0.IN31
-address[1] => Equal0.IN30
-clk => readdata[0]~reg0.CLK
-clk => readdata[1]~reg0.CLK
-clk => readdata[2]~reg0.CLK
-clk => readdata[3]~reg0.CLK
-clk => readdata[4]~reg0.CLK
-clk => readdata[5]~reg0.CLK
-clk => readdata[6]~reg0.CLK
-clk => readdata[7]~reg0.CLK
-clk => readdata[8]~reg0.CLK
-clk => readdata[9]~reg0.CLK
-clk => readdata[10]~reg0.CLK
-clk => readdata[11]~reg0.CLK
-clk => readdata[12]~reg0.CLK
-clk => readdata[13]~reg0.CLK
-clk => readdata[14]~reg0.CLK
-clk => readdata[15]~reg0.CLK
-clk => readdata[16]~reg0.CLK
-clk => readdata[17]~reg0.CLK
-clk => readdata[18]~reg0.CLK
-clk => readdata[19]~reg0.CLK
-clk => readdata[20]~reg0.CLK
-clk => readdata[21]~reg0.CLK
-clk => readdata[22]~reg0.CLK
-clk => readdata[23]~reg0.CLK
-clk => readdata[24]~reg0.CLK
-clk => readdata[25]~reg0.CLK
-clk => readdata[26]~reg0.CLK
-clk => readdata[27]~reg0.CLK
-clk => readdata[28]~reg0.CLK
-clk => readdata[29]~reg0.CLK
-clk => readdata[30]~reg0.CLK
-clk => readdata[31]~reg0.CLK
-in_port[0] => read_mux_out[0].IN1
-in_port[1] => read_mux_out[1].IN1
-in_port[2] => read_mux_out[2].IN1
-reset_n => readdata[0]~reg0.ACLR
-reset_n => readdata[1]~reg0.ACLR
-reset_n => readdata[2]~reg0.ACLR
-reset_n => readdata[3]~reg0.ACLR
-reset_n => readdata[4]~reg0.ACLR
-reset_n => readdata[5]~reg0.ACLR
-reset_n => readdata[6]~reg0.ACLR
-reset_n => readdata[7]~reg0.ACLR
-reset_n => readdata[8]~reg0.ACLR
-reset_n => readdata[9]~reg0.ACLR
-reset_n => readdata[10]~reg0.ACLR
-reset_n => readdata[11]~reg0.ACLR
-reset_n => readdata[12]~reg0.ACLR
-reset_n => readdata[13]~reg0.ACLR
-reset_n => readdata[14]~reg0.ACLR
-reset_n => readdata[15]~reg0.ACLR
-reset_n => readdata[16]~reg0.ACLR
-reset_n => readdata[17]~reg0.ACLR
-reset_n => readdata[18]~reg0.ACLR
-reset_n => readdata[19]~reg0.ACLR
-reset_n => readdata[20]~reg0.ACLR
-reset_n => readdata[21]~reg0.ACLR
-reset_n => readdata[22]~reg0.ACLR
-reset_n => readdata[23]~reg0.ACLR
-reset_n => readdata[24]~reg0.ACLR
-reset_n => readdata[25]~reg0.ACLR
-reset_n => readdata[26]~reg0.ACLR
-reset_n => readdata[27]~reg0.ACLR
-reset_n => readdata[28]~reg0.ACLR
-reset_n => readdata[29]~reg0.ACLR
-reset_n => readdata[30]~reg0.ACLR
-reset_n => readdata[31]~reg0.ACLR
-readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
-
-
-|lights|nios_system:NiosII|nios_system_hex0:hex0
-address[0] => Equal0.IN31
-address[1] => Equal0.IN30
-chipselect => always0.IN0
-clk => data_out[0].CLK
-clk => data_out[1].CLK
-clk => data_out[2].CLK
-clk => data_out[3].CLK
-clk => data_out[4].CLK
-clk => data_out[5].CLK
-clk => data_out[6].CLK
-reset_n => data_out[0].ACLR
-reset_n => data_out[1].ACLR
-reset_n => data_out[2].ACLR
-reset_n => data_out[3].ACLR
-reset_n => data_out[4].ACLR
-reset_n => data_out[5].ACLR
-reset_n => data_out[6].ACLR
-write_n => always0.IN1
-writedata[0] => data_out[0].DATAIN
-writedata[1] => data_out[1].DATAIN
-writedata[2] => data_out[2].DATAIN
-writedata[3] => data_out[3].DATAIN
-writedata[4] => data_out[4].DATAIN
-writedata[5] => data_out[5].DATAIN
-writedata[6] => data_out[6].DATAIN
-writedata[7] => ~NO_FANOUT~
-writedata[8] => ~NO_FANOUT~
-writedata[9] => ~NO_FANOUT~
-writedata[10] => ~NO_FANOUT~
-writedata[11] => ~NO_FANOUT~
-writedata[12] => ~NO_FANOUT~
-writedata[13] => ~NO_FANOUT~
-writedata[14] => ~NO_FANOUT~
-writedata[15] => ~NO_FANOUT~
-writedata[16] => ~NO_FANOUT~
-writedata[17] => ~NO_FANOUT~
-writedata[18] => ~NO_FANOUT~
-writedata[19] => ~NO_FANOUT~
-writedata[20] => ~NO_FANOUT~
-writedata[21] => ~NO_FANOUT~
-writedata[22] => ~NO_FANOUT~
-writedata[23] => ~NO_FANOUT~
-writedata[24] => ~NO_FANOUT~
-writedata[25] => ~NO_FANOUT~
-writedata[26] => ~NO_FANOUT~
-writedata[27] => ~NO_FANOUT~
-writedata[28] => ~NO_FANOUT~
-writedata[29] => ~NO_FANOUT~
-writedata[30] => ~NO_FANOUT~
-writedata[31] => ~NO_FANOUT~
-out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
-out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
-out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
-out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
-out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
-out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
-out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
-readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
-readdata[7] <=
-readdata[8] <=
-readdata[9] <=
-readdata[10] <=
-readdata[11] <=